# Performance Investigation of Dual-Halo Dual-Dielectric Triple Material Surrounding Gate MOSFET with High-κ dielectrics for Low Power Applications

Prashant Kumar<sup>1</sup>, Neeraj Gupta<sup>2</sup>, Nitin Sachdeva<sup>1</sup>, Tarun Sachdeva<sup>1</sup>, and Munish Vashishath<sup>1</sup>

Abstract—The rapidly growth in semiconductor industry puts huge demand of scalable devices with low standby power for future VLSI chips. The further mitigation in device dimension becomes a challenging task due to the existence of unavoidable short channel effects. The introduction of gate stack and channel engineering in MOSFET devices open a new window for future generation devices. This paper presents gate stack structure with low-k dielectric material as silicon oxide and replacement of various high-k dielectric materials to analyze the device performance. The unification of new oxide material in the device enhances the immunity against SCEs and improves the gate leakage current. Dual-Halo Dual-Dielectric Triple Material Surrounding Gate (DH-DD-TM-SG) MOSFET has shown better performance with high dielectric constant materials. The device exhibits more value of transconductance with high-ĸ dielectrics.

*Index Terms*—Channel engineering, gate stack engineering, high-к materials, short channel effects, MOSFETs

## I. INTRODUCTION

The mobile communication and telecom sectors are the fastest growing fields. The customer demands high speed, small size, and low power consumption devices. But conventional MOSFET has reached its scaling limit due to existence of various short channel effects (SCEs) [1]. A new method must be found out to satisfy the high demands in the electronics world. Finally, a viable solution has emerged, with gate stack and channel engineering in the DH-DD-TM-SG MOSFET. This development in MOSFET has become the most suitable choice for the next generation devices. But, carry new challenges and opportunities for manufacturing and design. Gate stack structure is scrutinized with high dielectric materials to diminish leakage current [2, 3]. The Hafnium oxide is proposed as an alternate choice for gate oxide owing to its better thermal stability. Gate stack have equivalent oxide thickness (EOT) of 1.78 nm with insignificant leakage through gate oxide [4]. Researchers have advised numerous high-k dielectric materials for gate oxide which consists of hafnium-based oxide and aluminum-based oxides [5]. The basic properties of good dielectrics are insulation and formation of capacitance. The band offset value should be more than 1ev to reduce the carrier injections in the bands. Good Thermal stability and high recrystallization temperature should also possess by the oxide materials [6-8]. The density of interface trap charges diminishes with a narrow interfacial oxide layer in gate stack. The field inside the channel boosts up and significant reduction in leakage current is observed in

Manuscript received Apr. 18, 2020; reviewed Apr. 28, 2020; accepted May. 17, 2020

<sup>&</sup>lt;sup>1</sup>Department of Electronics & Communication Engineering, J. C. Bose University of Science & Technology, YMCA, Faridabad-121006, India <sup>2</sup>Department of Electronics & Communication Engineering, Amity University Haryana, Gurugram-122413, India

E-mail : pk.vlsi@gmail.com, neerajsingla007@gmail.com

gate stack [9]. Depending upon all these requirements, five dielectric materials are considered for the present investigation. In the literature, the suitable range of band gap is reported as 5.16 to 7.8 eV [10, 11]. The properties of various high- $\kappa$  dielectric materials are reported by Nirmal et al. [12]. The band gap of silicon oxide is very high and for titanium oxide is very low in contrast to requirements. So, hafnium oxide is suitable material for gate stack structure along with silicon oxide. It shows higher degree of potential at higher temperature condition for MOSFET.

298

The manufacturing viability of proposed device using different approaches is available in literature. The triple metal has been fabricated by utilizing Molybdenum (Mo) acting as gate material as its work function can be change by varying  $N_2$  implant. Cylindrical gate stack source and drain is formed by using deep trench etching. Dual dielectric is formed by deposition of oxide layers. Similar types of devices were fabricated in the literature. However, fabrication of proposed structure has not yet done [13-16].

DH-DD-TM-SG MOSFET has been promising device for mixed signal applications due to cutback in SCEs and leakage current. Distinct high dielectric constant materials are utilized in the device and comparison has been carried out among their performances. Short channel behavior of proposed device has been investigated and proposed device reveals outperform performance. Atlas device simulator is used for the simulation. The proposed device is designed and simulated to find out various short channel performance metrics. The effect of high- $\kappa$  dielectric is examined by substituting the oxide in the gate stack. The hafnium oxide shows an excellent performance with amended transconductance and drain current.

## **II. ANALYTICAL MODEL**

Fig. 1(a) and (b) depicts the exploded diagram of DH-DD-TM-SG MOSFET and simulated structure in device simulator. Channel engineering is incorporated at gate electrode using three different gate materials with changed work function of metals. The work function of metals are  $\phi_{M1} = 4.8$  eV (Au),  $\phi_{M2} = 4.6$  eV (Mo) and  $\phi_{M3} = 4.4$  eV (Ti) respectively. It improves the carrier



**Fig. 1.** (a) Cross sectional view of proposed device, (b) Simulated structure of the proposed device.

transportation efficiency and current. If order of metal work functions is changed then impact ionization occurs and device performance degrades [17, 18].

Gate stack consist of two dielectrics which improves the sub-threshold behavior of the device. The symmetric dual halo doping is integrated into the structure which reduces the SCEs.

#### (1) Surface Potential

The electrostatic potential formed by surface confined charges is known as the surface potential. The Poisson's equation is used to determine the potential in the channel. It is given as:

$$\frac{1}{r}\frac{\partial}{\partial r}\left(r\frac{\partial\left[\phi_{p}(r,z)\right]}{\partial r}\right) + \frac{\partial^{2}\left[\phi_{p}(r,z)\right]}{\partial z^{2}} = \frac{qN_{ap}}{\varepsilon_{Si}}$$

$$\left(L_{n-1} \leq z \leq L_{n}\right) \tag{1}$$

where p=1, 2, 3, 4, 5

The parabolic approximation is used to calculate the potential distribution and is given by [19].

$$\phi(r,z) = \chi_0(z) + \chi_1(z)r + \chi_2(z)r^2$$
(2)

where the value of constant  $\chi_0(z)$ ,  $\chi_1(z)$  and  $\chi_2(z)$  can be achieved by using boundary conditions given by [9]. Potential is given as

$$\frac{d^2\phi_{sp}(z)}{dz^2} - \phi_{sp}(z) \left(\frac{2C_{audh}}{\varepsilon_{Si}R}\right) + (\text{VGS} - V_{fbp}) \left(\frac{2C_{audh}}{\varepsilon_{Si}R}\right) = \frac{qN_{ap}}{\varepsilon_{Si}}$$
(3)

 $C_{\text{oxdh}}$  is the gate oxide capacitance.

$$C_{\text{oxdh}} = \frac{\varepsilon_{SiO_2}}{R\ln\left[1 + \frac{t_{\text{oxdh}}}{R}\right]}$$
(4)

where  $t_{oxdh}$  is the gate oxide thickness [20].

$$t_{oxdh} = t_{SiO_2} + \frac{\mathcal{E}_{SiO_2}}{\mathcal{E}_{High-\kappa}} t_{High-\kappa}$$
(5)

Value of  $\mathcal{E}_{High-\kappa}$  is changes according to dielectric materials. The Eq. (3) Can be written as:

$$\frac{d^2\phi_{sp}(z)}{dz^2} - \theta^2\phi_{sp}(z) = \chi_p \tag{6}$$

The solution of Eq. (6) is given as

$$\phi_{sp}(z) = \alpha_p e^{(\theta z)} + \beta_p e^{(-\theta z)} - \frac{\chi_p}{\theta^2}$$
(7)

where  $\theta^2 = \frac{2C_{axdh}}{\varepsilon_{Si}R}$ 

$$\chi_p = \frac{qN_{ap}}{\varepsilon_{Si}} - \theta^2 (\text{VGS} - \mathbf{v}_{fbp})$$

where  $\alpha_p \& \beta_p$  are arbitrary constants, continuity equations for the potential ( $\phi$ ) and field (E) are used to find out value of constants [9].

## (2) Electric Field

The electric field is extracted by differentiating potential w.r.t. z.

$$E_{p(z)} = -\frac{d\phi_{sp}(z)}{dz} = \theta(\beta_p e^{(-\theta z)} - \alpha_p e^{(\theta z)})$$
(8)

## (3) Threshold Voltage

The device turns ON voltage is threshold voltage which is twice the Fermi potential and equal to the

Table 1. summarizes the device parameters used for simulation

Parameters	DH-DD-TM-SG
S/D Doping $(/m^3)$	$1 \times 10^{26}$
Channel Doping (/m <sup>3</sup> )	1x10 <sup>23</sup>
Halo Doping $(/m^3)$	1x10 <sup>24</sup>
$T_{ox}(nm)$	1.78
$T_{Si}(nm)$	10
Channel Length ( <i>nm</i> )	30
Permittivity of SiO <sub>2</sub>	3.9
Permittivity of Al <sub>2</sub> O <sub>3</sub>	8
Permittivity of LaAlO <sub>3</sub>	15
Permittivity of HfO <sub>2</sub>	21
Permittivity of TiO <sub>2</sub>	40
VGS	0.2 V
VDS	0.1 V



**Fig. 2.** Calibration of proposed device results with experimental results.

minimum surface potential.

$$\phi_{\min sp} = 2\phi_f \tag{9}$$

$$2\sqrt{\alpha_1\beta_1} - \frac{\chi_1}{\theta^2} = 2\frac{KT}{q} \ln\left(\frac{N_{ap}}{n_i}\right)\Big|_{VGS=v_{th}}$$
(10)

At the location of  $\phi_{minsp}$ , the sub-threshold leakage current starts in the device. So, it is very useful for modeling of the threshold voltage.

# **III. RESULTS & DISCUSSION**

The device parameters used during simulation are listed in Table 1.

The simulated data of proposed model is calibrated with the simulated work [21] which validates the models used for the device simulation. Fig. 2 depicts that simulated results are well matched with the experimental results.

### 1. Surface Potential

The present analysis is carried out for surface potential  $\phi_{sp}$ . The different metal work function produces step potential profile which minimizes the SCEs and screening of a channel province under high metal work function from the variation in the drain potential. The lower metal gate work function near to drain side absorbs the extra drain bias variation which mitigates the DIBL [22, 23]. The difference in work function among the interfaces of metals creates the step up in the potential profile. Fig. 3 shows that triple material structure has two step function profile which is a clear indication of a reduction in SCEs. These gradual steps function profile at the interface screens the higher metal gate  $M_1$  work function region from the fluctuation of drain potential. Enhanced VDS is discarded across the lower metal gate  $M_3$  work function region. It is noticed that the minimum surface potential  $\phi_{sp}$  happens for DH-DD-TM-SG MOSFET in the halo region. In this novel device, there are additional steps at the drain and source sides. Normally, there are two step function profiles in TM-SG but for dual halo, it is realized that the surface potential of DH-DD-TM-SG exhibits four step function profiles. So, this extra step profile further helps in scale down the short channel influence and improving the current driving capability. The analytical results are well in agreement with simulated results validating the model [24]. Fig. 3 highlights the potential of proposed device with different values of  $\kappa$ . The step rise in potential is observed in halo doped region of 1.05 V as compared to the rest of the portion which shows potential of 0.78 V which is due to sudden change in doping. The value of surface potential is more for Al<sub>2</sub>O<sub>3</sub> as compared to other dielectrics due to its lower physical thickness. TCAD Silvaco is used for extracting the simulation data and MATLAB is used for plotting and solving mathematical equations [25].

#### 2. Electric Field

Fig. 4 reveals the field of DH-DD-TM-SG MOSFET with various dielectric constants. It is also observed from the figure that the increase in  $\kappa$  values enhances the field in the channel. The extra peak of field is detected at the interfaces of metals. These peaks decrease the field at



Fig. 3. Potential of proposed device with various dielectric materials.



Fig. 4. Field of proposed device with various dielectric materials.



**Fig. 5.** Threshold voltage of proposed device with various dielectric materials.

drain terminal which causes diminution in DIBL and hot carrier effects. These are the prime SCEs in MOSFET which reduces its performance at lower dimension.

#### 3. Threshold Voltage

Fig. 5 shows the threshold voltage of DH-DD-TM-SG MOSFET. It is also observed from the figure that the increase in  $\kappa$  values enhances the threshold voltage. Lower value of threshold voltage of a device increases the leakage current and higher value of threshold voltage reduces the operation speed of a device. The proposed device has moderate value of threshold voltage as compared to its counterpart. It indicates improvement in



**Fig. 6.** Sub-threshold current of proposed device with various dielectric materials.

gate controllability due to channel engineering. Hence, proposed device is worthy for low power applications.

#### 4. Sub-threshold Current

Fig. 6 depicts the sub-threshold current with various dielectric constant. The leakage current of device with LaAlO<sub>3</sub> as dielectric is  $0.369 \times 10^{-9}$  A. ID<sub>, sub</sub> of HfO<sub>2</sub> is  $0.210 \times 10^{-9}$  A, which indicate significant reduction in leakage current of 42.94% as compared to others. It is noticed from the Fig. 6 that leakage current reduces exponentially with increase in dielectric value. The high- $\kappa$  materials provide more physical thickness which diminishes the tunneling of carriers through the insulator. So, proposed device with HfO<sub>2</sub> as dielectric significantly mitigates the leakage current which makes device suitable for low power applications.

## 5. DIBL Effect

A large bias at the drain causes DIBL in the MOSFET which degrade the device performance. The barrier height between source and channel becomes lowered [26]. Thus, control of gate terminal decreases over the channel. Fig. 7 illustrates the DIBL with varying dielectric constant. It is observed from the figure that SiO<sub>2</sub> has highest value of DIBL which is 9.49 mV/V. As the value of  $\kappa$  increases then corresponding exponentially decrement in DIBL are observed. HfO<sub>2</sub> reveals DIBL of 0.88 mV/V which points out significant reduction in DIBL. When DIBL of proposed device is compared with DIBL of Nirmal et al. [12] device it shows improvement of 26 %. Hence, proposed device provides better reduction of SCEs.



**Fig. 7.** DIBL effect of DH-DD-TM-SG MOSFET with various dielectric materials.



**Fig. 8.** Threshold voltage roll-off of DH-DD-TM-SG MOSFET with various dielectric materials.

## 6. Threshold Voltage Roll-off Effect

The attenuation of threshold voltage with attenuation in channel length is called " $V_{th}$ -roll off" [27, 28]. Fig. 8 depicts the roll-off of threshold voltage. The  $V_{th}$ -roll off has been calculated by finding the deviation in threshold voltage for small and long channel devices. It is observed from the figure that SiO<sub>2</sub> has highest value of  $V_{throll}$ which is -0.15 V. As the value of  $\kappa$  increases then corresponding exponentially increase in  $V_{throll}$  are observed. HfO<sub>2</sub> reveals  $V_{throll}$  of -0.09 V which points out significant reduction in  $V_{throll}$ .

## 7. Sub-threshold Swing

SS is the minimum voltage required to enter into the ON state from the OFF state. The ideal value of SS is 60 mV/decade. Fig. 9 shows the SS as a function of variation in dielectric constant. SS decrease with increase in value of  $\kappa$ . It is observed from the figure that HfO<sub>2</sub> shows an improvement of 15.34% as compared to SiO<sub>2</sub> due to reduce leakage current in former oxide.



**Fig. 9.** Sub-threshold swing of proposed device with various dielectric materials.

# **IV. CONCLUSIONS**

A 2D analytical model of proposed device has been presented for various gate dielectrics in terms of potential, field, and threshold voltage. This paper also described the various SCEs like DIBL,  $V_{throll}$  and SS. HfO<sub>2</sub> dielectric shows an excellent immunity against SCEs as compared to its counterpart. Potential and field exhibit extra peaks in their responses which is a clear sign of mitigation in HCEs. The improvement in DIBL,  $V_{throll}$  and SS are the direct consequences of gate stack and channel engineering. Leakage current is a key metric for standby power dissipation in device. HfO<sub>2</sub> exhibits very less leakage current as compared to SiO<sub>2</sub>. Hence, proposed device is very useful for low power applications. In future, HfO<sub>2</sub> becomes the popular choice as a good insulator in the new generation devices.

## REFERENCES

- [1] D. Nirmal, et al, "Subthreshold analysis of nanoscale FinFETs for ultra low power application using high-k materials", *Electronics, International Journal of*, Vol. 100, No. 6, pp. 803-817, 2013.
- [2] P. Ghosh, et al, "An Accurate Small Signal Modeling of Cylindrical/Surrounded Gate MOSFET for High Frequency Applications", *Semiconductor Technology and Science, Journal of*, Vol. 12, No. 4, pp. 377-387, 2012.
- [3] P. Ghosh, et al, "An Analytical Drain Current Model for Dual Material Engineered Cylindrical/ Surrounded Gate MOSFET" *Microelectronics Journal*, Vol. 43, No. 1, pp. 17-24, 2012.
- [4] N. Gupta, et al, "Modeling and analysis of Threshold Voltage for Dual-Halo Dual-Dielectric

Triple-Material Surrounding-Gate Metal-Oxide-Semiconductor Field-Effect Transistors", *Pure and Applied Mathematics, International Journal of,* Vol. 118, No. 18, pp. 3759-3771, March, 2018

- [5] J. Robertson, "High dielectric constant oxides", Applied Physics, *The European Physical Journal*, Vol. 28, No. 3, pp. 265-291, 2004.
- [6] A. P. Huang, et al, "Hafnium-based High-k Gate Dielectrics", Advances in Solid State Circuits Technologies, pp. 333-350, 2010.
- [7] G. D. Wilk, et al, "High-k gate dielectrics: Current status and materials properties considerations", *Applied Physics, Journal of*, Vol. 89, No. 10, pp. 5243-5275, 2001.
- [8] C. R. Manoj, et al, "Impact of High-k gate dielectrics on the device and circuit performance of Nanoscale FinFETs", *Electron Device Letters*, *IEEE*, Vol. 28, No. 4, pp. 295-297, 2007.
- [9] N. Gupta, et al, "Performance and a new 2-D analytical modeling of a Dual-Halo Dual-Dielectric Triple-Material Surrounding-Gate-All-Around (DH-DD-TM-SGAA) MOSFET", Engineering Science and Technology, Journal of, Vol. 13, No. 11, pp. 3619-3631, Nov., 2018
- [10] D. Nirmal, et al, "Nanosized High k Dielectric Material for FINFET", *Integrated Ferroelectrics*, Vol. 121, No. 1, pp. 31-35, 2010.
- [11] S. Rollo, et al, "High performance Fin-FET electrochemical sensor with high-k dielectric materials", *In: Sensors and Actuators, B: Chemical*, Vol. 303, pp. 1-7, 2020.
- [12] D. Nirmal, et al, "Nanoscale channel engineered double gate MOSFET for mixed signal applications using high-k dielectric", *Circuit Theory and Applications, International Journal of*, Vol. 41, No. 6, pp. 608-618, 2012.
- [13] D. Tekleab, et al, Dual high-k oxides with SiGe channel, NY (US), US 2011/8017469B2
- [14] D. Tekleab, et al, Silicon nanotube MOSFET, NY (US), US 2014/8871576B2
- [15] C. Yin, et al, "Fabrication of Raised S/D Gate-All-Around Transistor and Gate Misalignment Analysis", *IEEE Electron Device Letters*, Vol. 24, No. 10, pp. 658-660, 2003.
- [16] R. Lin, et al, "An adjustable work function technology using Mo gate for CMOS devices," *IEEE Electron Device Letters*, Vol. 23, pp. 49-51,

2002.

- [17] K. H. Meiwes-Broer, "Work functions of metal clusters", *Hyperfine Interact*, Vol. 89, pp. 263-269, 1994.
- [18] P. Ghosh, et al," Analytical modeling and simulation for dual metal gate stack architecture cylindrical/surrounded gate MOSFET", *Journal of Semiconductor Technology and Science*, Vol. 12, No. 4, pp. 458-463, 2012.
- [19] K. K. Young, "Short channel effect in fully depleted SOI MOSFETs", *Electron Devices, IEEE Transactions on*, Vol. 36, No. 2, pp. 399-402, 1989.
- [20] N. Gupta, et al, "An accurate 2D Analytical Model for Transconductance-to-Drain Current ratio (g<sub>m</sub>/I<sub>d</sub>) for a Dual-Halo Dual-Dielectric Triple-Material Cylindrical-Gate-All-Around (DH-DD-TM-CGAA) MOSFETs", *Engineering, International Journal of*, Vol. 31 No. 07, pp. 1038-1043, July, 2018.
- [21] P. Vanitha, et al, "Triple Material Surrounding Gate (TMSG) Nanoscale Tunnel FET-Analytical Modeling and Simulation", Journal of Semiconductor Technology and Science, Vol. 15, No. 6, pp. 585-593, 2015.
- [22] P. S. Dhanaselvam, et al, "A 2D analytical modeling of single halo triple material surrounding gate MOSFET" *Electrical Engineering & Technology, Journal of*, Vol. 9, No. 4, pp. 1355-1359, 2014.
- [23] M. Venkatesh, et al, "Influence of Threshold Voltage Performance Analysis on Dual Halo Gate Stacked Triple Material Dual Gate TFET for Ultra Low Power Applications", *Silicon*, pp. 1-13, 2020.
- [24] S. Rewari, et al,"Numerical modeling of subthreshold region of junctionless double surrounding gate MOSFET", *Superlattices and Microstructures*, Vol. 90, pp. 8-19, 2015.
- [25] ATLAS 3D DEVICE Simulator, SILVACO International, 2010.
- [26] H. Cho, et al, "DIBL enhancement in ferroelectricgated FinFET", Semiconductor Science and Technology, Vol. 34, No. 2, pp. 1-5, 2019.
- [27] Md. S. Islam, et al, "HfO2/TiO2/HfO2 tri-layer high-K gate oxide based MoS2 negative capacitance FET with steep subthreshold swing", *American Institute of Physics*, Vol. 10, pp. 035202:1-8, 2020.
- [28] P. S. Dhanaselvam, et al, "Analytical approach of a

nanoscale triple material surrounding gate (TMSG) MOSFETs for reduced short-channel effects", Microelectronics Journal, Vol. 44, No. 5, pp. 400-404, 2013.



**Prashant Kumar** received his M.Tech. degree in VLSI Design & Embedded System from G.J.U. of Science & Technology, Hisar, India in 2008 and currently pursuing his Ph.D. in Electronics Engineering Department at J.C. Bose University

of Science & Technology, YMCA, Faridabad. His interests include high speed CMOS circuit design and digital mixed-signal ICs, Semiconductor device modeling.



Neeraj Gupta was born in Karnal, India, on 1984. He received the PhD degree in Engineering from Amity University Haryana, in 2019. He is having more than 70 publications in various journals and conferences to his credits. His interests include

device modeling, digital VLSI design circuits and ultralow-voltage analog circuits.



Nitin Sachdeva received her M.Tech. degree in VLSI Design and CAD from Thapar Institute of Engineering and Technology, Punjab, India in 2005 and currently pursuing his Ph.D. in Electronics Engineering Department at J.C. Bose University of

Science & Technology, YMCA, Faridabad. Her interests include CMOS Digital design, Analog circuit design and Semiconductor device modeling.



**Tarun Kumar Sachdeva** received his M.Tech. Degree in VLSI Design and CAD from Thapar Institute of Engineering and Technology, Punjab, India in 2005 and currently pursuing his Ph.D. in Electronics Engineering Department at J.C. Bose University

of Science & Technology, YMCA, Faridabad. His interest is in area of Modeling and Simulation of Nanoscale Semiconductor Devices.



**Munish Vashishath** has done his Ph.D. in the domain of semiconductor device modeling. He is having more than 150 publications in various journals and conferences to his credits. He has guided 2 Ph.D. scholars and currently, 5 others are

pursuing Ph.D. under him. His research interest includes the device modeling and embedded system development.