# Impact of Dielectrics in SOI FinFET for Lower Power Consumption in Punch-through Current-based Local Thermal Annealing

Dong-Woo Cha and Jun-Young Park\*

Abstract—Impact of device geometric structures and materials is discussed to improve power efficiency of punch-through current based electro-thermal annealing (ETA). Various sensitivities that affect device temperature during ETA are extracted and compared. Then, dielectric engineering in terms of thermal conductivity and thermal isolation is suggested for better power management. Finally, time-dependent characteristics with various thicknesses of buried dielectric layer are discussed to improve annealing speed. As a result, the contents of this paper provide a guide to better application of ETA.

*Index Terms*—Annealing, dielectric, FinFET, hotcarrier injection (HCI), punch-through, reliability, logic transistors

# I. INTRODUCTION

As scaling down of complementary-metal-oxide semiconductors (CMOS) continues device reliability degradation is becoming a serious problem. Physical scaling down of gate length ( $L_G$ ) and equivalent-oxidethickness (EOT) have always been forwarded compared with supplied voltage ( $V_{DD}$ ) scaling. In this context, the concern of hot-carrier injection (HCI), which stems from lateral high drain electric field, is important for device

School of Electronics Engineering, Chungbuk National University, Chungdae-ro 1, Cheongju, Chungbuk 28644, Korea

E-mail : junyoung@cbnu.ac.kr

reliability. HCI increases the threshold voltage  $(V_{\rm TH})$  and subthreshold swing (SS), as hot-carriers are captured in the gate dielectric or physically damage the SiO<sub>2</sub> / Si interface. Hence, HCI gives rise to  $V_{\rm TH}$  mismatch in circuits, increases static power consumption, and reduces on-state current  $(I_{ON})$  of field-effect-transistors (FETs) [1, 2]. To avoid the above-mentioned reliability concerns, applying a lightly doped drain (LDD), using gas annealing (FGA), and even applying high-pressure deuterium (HPD) annealing are preferred [3, 4]. Moreover, recently, a novel type of annealing called electro-thermal annealing (ETA) has been introduced to prolong device lifetime damaged by HCI. ETA generates localized Joule heat at a transistor level and thermally cures the damaged gate dielectrics, such as the gate oxide and gate spacer [5]. Compared with conventional annealing processes such as FGA and HPD, ETA shows faster annealing speed, higher temperature, and better annealing selectivity.

However, even though device reliability and lifetime can be improved by ETA, additional power consumption is required for the annealing configurations. For example, the power consumption to trigger one iteration of ETA is quite high (a few mill-watts) due to high temperature Joule heat generation. Hence, development of ETA with lower power consumption is preferred for better practicality and applications, but related research has been modest until now.

In this work, device design guidelines are investigated to pursue better power efficiency of ETA. Simulation studies on device geometric sizes and materials have been performed. First, impact of device geometry, such

Manuscript received May 15, 2021; reviewed May 28, 2021; accepted May 29, 2021



**Fig. 1.** Schematic of device for SOI FinFET simulations (a) Top-view image of the device, (b) Cross-sectional view image of the device along the x-x' direction.

as  $L_{\rm G}$  and channel width ( $W_{\rm NW}$ ), are discussed to understand scaling dependency. After that, dielectric layers such as gate spacers or buried dielectrics inserted on substrates are discussed in terms of heat sink and thermal isolation properties. It is possible that power consumption during ETA can be further reduced without great modification of device structure or materials.

## **II. EXPERIMENTAL DETAILS**

A tri-gate FinFET fabricated on SOI was simulated as a test vehicle. Punch-through annealing configuration was simulated among the other annealing configurations such as those using gate-to-gate [6] or forward bias current [7]. Device structure and material, and the geometry of the SOI FinFET were taken from previous work [8]. Detailed device fabrication process and transmission electron microscope (TEM) images are also included in the paper.

Fig. 1 shows a schematic of a tri-gate FinFET built on a BOX of 400 nm. The top silicon thickness  $(T_{\rm Si})$ , channel width  $(W_{\rm NW})$ , and  $L_{\rm G}$ , of the device were 50 nm, 50 nm, and 60 nm, respectively. The gate spacer thickness  $(T_{\rm SPC})$  was 25 nm and was composed of SiO<sub>2</sub>. Detailed device structure and material information in our simulations are summarized in Table 1.

 
 Table 1. Device dimensions and material parameters for 3dimensional simulations

|  | Dimension | Material         | Thermal<br>conductivity<br>[W/m·K] |
|--|-----------|------------------|------------------------------------|
| Gate Length, $L_{\rm G}$ [nm]              | 60        | Poly-Si          | 31.2                               |
| Gate Thickness [nm]                        | 100       | 101y-51          | 51.2                               |
| Spacer Thickness,<br>$T_{\text{SPC}}$ [nm] | 25        | SiO <sub>2</sub> | 1.25                               |
| Gate Dielectric Thickness<br>[nm]          | 5         | SiO <sub>2</sub> | 1.25                               |
| Channel Thickness,<br>T <sub>Si</sub> [nm] | 50        | si               | 149                                |
| Channel Width,<br>$W_{\rm NW}$ [nm]        | 50        | 51               | 149                                |
| Buried Oxide Thickness<br>[nm]             | 400       | $SiO_2$          | 1.25                               |



Fig. 2. Measured  $I_D$ - $V_G$  characteristic of SOI FinFET.

#### **III. RESULTS AND DISCUSSION**

Fig. 2 shows measured electrical *I-V* characteristic of an SOI FinFET. The DC characteristic was measured using a B1500A parameter analyzer at room temperature [9]. After measurement of the initial state (*e.g.*, initial state without stress), HCI stress at  $V_{\rm G} = 2$  V and  $V_{\rm D} = 4$  V was intentionally applied for 40 s. After the stress, degradation of the transconductance ( $g_{\rm m, max}$ ), *SS*, and  $V_{\rm TH}$ were observed at levels of 13 %, 38 %, and 27 %, respectively. After that, bias conditions at  $V_{\rm G} = 0.5$  V and  $V_{\rm D} = 5.4$  V were applied for 100 µs to activate punchthrough annealing (Table 2).

After ETA, aged device characteristics with respect to  $g_{m, max}$ , *SS*, and  $V_{TH}$  recovered by 93%, 90%, and 92%, respectively, compared to the initial state (Table 3). These facts show that both electrons trapped in gate dielectric and physical damage at SiO<sub>2</sub>/Si interface were effectively cured by the Joule heat generated during ETA.

|   | Bias Conditions |
|---|-----------------|
| Gate Voltage, V <sub>G</sub>            | 0.5 V           |
| Source Voltage, $V_{\rm S}$             | 0 V             |
| Drain Voltage, V <sub>D</sub>           | 5.4 V           |
| Drain Current, I <sub>D</sub>           | 670 μΑ          |
| Power Consumption, $P = V_D \times I_D$ | 3.6 mW          |
| Annealing Time, t                       | 100 µs          |

 Table 2. Bias conditions for punch-through current based ETA

 Director divisor

Table 3. Device parameters extracted after HCI and ETA

|   | Initial State | Hot-Carrier<br>Injection | Punch-Through<br>Annealing |
|---|---------------|--------------------------|----------------------------|
| $g_{m,max}(\mu A/V)$                    | 4.08 μA/V     | 3.52 μA/V                | 3.81 µA/V                  |
|   | (100 %)       | (86.4 %)                 | (93.4 %)                   |
| SS (mV/dec)                             | 133 mV/dec    | 184 mV/dec               | 146 mV/dec                 |
|   | (100 %)       | (61.7 %)                 | (90.3 %)                   |
| $V_{\mathrm{TH}}\left(\mathrm{V} ight)$ | - 0.327 V     | - 0.089 V                | -0.352 V                   |
|   | (100 %)       | (72.7 %)                 | (92.4 %)                   |



**Fig. 3.** (a) Simulated heat distribution profile during ETA at  $V_{\rm G}$  = 0.5 V,  $V_{\rm S}$  = 0 V, and  $V_{\rm D}$  = 5.4 V, (b) Extracted temperature along the channel (x-x') direction.

Fig. 3(a) shows simulated heat distribution profile during ETA by punch-through current. The Joule heating model in heat transfer module of COMSOL was utilized for 3-D thermal profiling. Moreover, during the simulation,



**Fig. 4.** Extracted maximum temperature of punch-through current based ETA with various (a)  $L_{\rm G}$ , (b)  $W_{\rm NW}$  under the same bias and power consumption.

environment condition and heat transfer coefficient (*h*) were assumed to be air and 10 W/m<sup>2</sup>K, respectively. Generated Joule heat during ETA was well confined in SOI FinFET because of low thermal conductivity (1.2W/m·K) of buried SiO<sub>2</sub> layer. Fig. 3(b) shows extracted temperature of the FinFET after reaching steady-state. It was confirmed that most of the heat during ETA was concentrated at the source/drain (S/D) extension where gate heat sink cannot affect [10].

Fig. 4 shows the extracted temperature with assumption of  $L_G$  and  $W_{NW}$  scaling. As  $L_G$  decreases, the area of the gate heat sink decreases, and hence the Joule heat temperature increases. The extracted quantitative changing of temperature was - 2.69 °C / nm, as shown in Fig. 4(a).

Similarly, when  $W_{\rm NW}$  gradually dropped from 60 nm to 40 nm, the temperature of the device increased to - 12.75 °C / nm because of the reduced heat dissipation



**Fig. 5.** (a) Extracted maximum temperature with various gate spacer materials and thicknesses, (b) Temperature versus power consumption with various gate spacer materials.

through the channel fin [11] (Fig. 4(b)). Hence, it can be concluded that the temperature generated during ETA can be raised under the same power consumption when  $L_G$  or  $W_{NW}$  scale down. In other words, power consumption required to activate ETA can be lowered by increasing the annealing efficiency. Especially, it should be noted that temperature change by  $W_{NW}$  scale-down is about 5 times greater than in the case of  $L_G$ . This fact suggests that scaling down of  $W_{NW}$  is much effective at improving ETA efficiency than scaling down of  $L_G$ . Moreover, considering there are several dielectrics in the SOI FinFET such as the gate dielectric, gate spacer, and buried dielectric layer, it is possible to improve annealing efficiency further.

Fig. 5(a) shows extracted temperature with various thicknesses of gate spacer ( $T_{SPC}$ ). It was observed that the maximum temperature decreased as  $T_{SPC}$  became thicker because a thicker  $T_{SPC}$  has wider heat dissipation area



**Fig. 6.** (a) Extracted maximum temperature with various buried dielectric materials and thicknesses, (b) Temperature versus power consumption with various buried dielectric materials.

(the interface between the S/D and the gate) than a thinner  $T_{\text{SPC}}$ . In the same vein, the gate spacer material with high thermal conductivity (Si<sub>3</sub>N<sub>4</sub> ~ 40 W/m·K) showed lower temperature than the SiO<sub>2</sub> gate spacer. Moreover, temperature changes of Si<sub>3</sub>N<sub>4</sub> and SiO<sub>2</sub> as  $T_{\text{SPC}}$  were - 0.22 °C / nm and - 1.11 °C / nm, respectively. Based on these facts, power consumption to generate identical temperature during ETA can be extracted, as shown in Fig. 5(b). The gate spacer composed of SiO<sub>2</sub> showed a value of + 188.8 °C / mW, while the gate spacer composed of Si<sub>3</sub>N<sub>4</sub> showed a value of + 176.9 °C / mW.

This indicates that the gate spacer composed of  $SiO_2$  has better power efficiency than that composed of  $Si_3N_4$ . It should be noted that thin-films composed of  $SiO_2$  not only have two times lower dielectric constants, but are also preferred in terms of low power ETA over thin-films composed of  $Si_3N_4$ .

In addition, impact of buried dielectric layer, a

| Gate Spacer<br>Buried Dielectric | SiO <sub>2</sub> | Si <sub>3</sub> N <sub>4</sub> |
|----------------------------------|------------------|--------------------------------|
| SiO <sub>2</sub>                 | +188 °C/mW       | +176 °C/mW                     |
| Si <sub>3</sub> N <sub>4</sub>   | +36 °C/mW        | +34 °C/mW<br>(not shown)       |

**Table 4.** Summary of power efficiency during the ETA with respect to dielectric materials

representative material in SOI FinFETs, was investigated as shown in Fig. 6(a). Additional simulations were performed under assumption that  $Si_3N_4$  layer can be replaced with buried  $SiO_2$  [12, 13]. As the buried dielectric thickness ( $T_{DIE}$ ) increases, the temperature during ETA also increases due to improved thermal isolation through the substrate.

When the buried dielectric was composed solely of  $SiO_2$ , extracted temperature sensitivity was + 0.84 °C / nm. On the other hand, when the substrate included  $Si_3N_4$  instead of  $SiO_2$ , the sensitivity was just + 0.14 °C / nm. Fig. 6(b) shows power efficiency values of ETA with various buried dielectric materials.  $SiO_2$  showed power efficiency (+ 188.8 °C / mW) five times better than that of  $Si_3N_4$  (+ 36.5 °C / mW). It was confirmed that buried dielectric engineering played a great role in improving power efficiency during ETA. Based on these results, our recommendation to maximize the power efficiency is to apply  $SiO_2$  for both gate spacer and buried dielectric, as summarized in Table 4.

Fig. 7 shows time-dependent characteristic with various thicknesses of dielectric layer composed of SiO<sub>2</sub>. When there is no dielectric on substrate (bulk wafer), the temperature reached the saturation region within 3 ns owing to the superior thermal capacitance of silicon. However, as  $T_{\text{DIE}}$  increases, the thermal time-constant during ETA with layer-widths of 50 nm, 100 nm, 200 nm of buried oxide were delayed to 25, 57, and 98 ns, respectively. The sensitivity of the thermal time-constant was extracted and found to be 0.48 ns / nm, as shown in Fig. 7(b). As a result, to maximize the annealing speed, it is preferred to include dielectric layers that are as thin as possible.

## **IV. CONCLUSION**

Degradation of device reliability stemming from hotcarrier injection (HCI) can be recoverable by using electro-thermal annealing (ETA) based on punch-through



**Fig. 7.** (a) Time-dependent characteristic of temperature with various buried dielectric thicknesses  $(SiO_2)$ , (b) Extracted thermal time-constant, which indicates time to reach saturation region.

current. Impacts of device geometry structures and dielectric materials were discussed to minimize power consumption during ETA. As scaling down of device gate length ( $L_G$ ) and channel width ( $W_{NW}$ ) proceeded, temperature during ETA increased due to increased selfheating. Among various factors,  $W_{NW}$  scaling dominated  $L_G$  scaling. In addition, devices containing thicker buried dielectrics and thinner gate spacers showed better power efficiency than the other cases. Moreover, dielectrics with low thermal conductive materials were preferred because they maximized annealing effects under the same power consumption.

#### **ACKNOWLEDGMENTS**

This research was supported by Chungbuk National University Korea National University Development Project (2020).

# REFERENCES

- C. Hu, S. C. Tam, F.-C. Hsu, P.-K. Ko, T.-Y. Chan, and K. W. Terrill, "Hot-electron-induced MOSFET degradation—Model, monitor, and improvement," *IEEE Trans. Electron Devices*, vol. 32, no. 2, pp. 375–385, Feb. 1985, doi: 10.1109/JSSC.1985. 1052306.
- [2] E. Takeda and N. Suzuki, "An empirical model for device degradation due to hot-carrier injection," *IEEE Electron Device Lett.*, vol. 4, no. 4, pp. 111– 113, Apr. 1983, doi: 10.1109/EDL.1983.25667.
- K. Onishi, C. S. Kang, R. Choi, H.-J. Cho, S. Gopalan, R. E. Nieh, S. A. Krishnan, and J. C. Lee, "Improvement of surface carrier mobility of HfO<sub>2</sub> MOSFETs by high-temperature forming gas annealing," *IEEE Trans. Electron Devices*, vol. 50, no. 2, pp. 384–390, Feb. 2003, doi: 10.1109/TED. 2002.807447.
- [4] M. Jo, M. Chang, H. Park, and H. Hwang, "Improvement of hafnium oxide/silicon oxide gate dielectric stack qual,ity by high pressure D<sub>2</sub>O post deposition annealing," *Jpn. J. Appl. Phys.*, vol. 46, no. 22, pp. L531–L533, Jun. 2007, doi: 10.1143/ JJAP.46.L531.
- [5] J.-Y. Park, D.-I. Moon, G.-B. Lee, and Y.-K. Choi, "Curing of aged gate dielectric by the self-heating effect in MOSFETs," *IEEE Trans. Electron Devices*, vol. 67, no. 3, pp. 777–788, Mar. 2020, doi: 10.1109/TED.2020.2964846.
- [6] D.-I. Moon, J.-Y. Park, J.-W. Han, G.-J. Jeon, J.-Y. Kim, J.-B. Moon, M.-L. Seol, C.-K. Kim, H. C. Lee, M. Meyyappan, and Y.-K. Choi, "Sustainable electronics for nano-spacecraft in deep space missions," *Tech. Dig. - Int. Electron Devices Meet. IEDM*, pp. 3–7, Dec. 2016, doi: 10.1109/IEDM. 2016.7838524.
- [7] G.-B. Lee, C.-K. Kim, J.-Y. Park, T. Bang, H. Bae, S.-Y. Kim, S.-W. Ryu, and Y.-K. Choi, "A Novel Technique for Curing Hot-Carrier-Induced Damage by Utilizing the Forward Current of the PN-Junction in a MOSFET," *IEEE Electron Device Lett.*, vol. 38, no. 8, pp. 1012–1014, Aug. 2017, doi: 10.1109/LED.2017.2718583.
- [8] D.-I. Moon, J.-Y. Kim, H. Jang, H.-J. Hong, C. K. Kim, J.-S. Oh, M.-H. Kang, J.-W. Kim, and Y.-K. Choi, "A novel FinFET with high-speed and

prolonged retention for dynamic memory," *IEEE Electron Device Lett.*, vol. 35, no. 12, pp. 1236– 1238, Dec. 2014, doi: 10.1109/LED.2014.2365235.

- [9] J.-Y. Park, J. Hur, and Y.-K. Choi, "Demonstration of a Curable Nanowire FinFET Using Punch-Through Current to Repair Hot-Carrier Damage," *IEEE Electron Device Lett.*, vol. 39, no. 2, pp. 180– 183, Feb. 2018, doi: 10.1109/LED.2017.2787778.
- [10] C.-H. Jeon, J.-Y. Park, M.-L. Seol, D.-I. Moon, J. Hur, H. Bae, S.-B. Jeon, and Y.-K. Choi, "Joule heating to enhance the performance of a gate-allaround silicon nanowire transistor," *IEEE Trans. Electron Devices*, vol. 63, no. 6, pp. 2288–2292, Jun. 2016, doi: 10.1109/TED.2016.2551751.
- [11] K. Ota, M. Saitoh, C. Tanaka, Y. Nakabayashi, T. Numata, "Experimental Study of Self-Heating Effects in Trigate Nanowire MOSFETs Considering Device Geometry," *IEEE Trans. Electron Devices*, vol. 59, no. 12, pp. 3239–3242, Dec, 2012, doi:10.1109/TED.2012.2218110.
- [12] Z.-X. Zhang, Q. Lin, M. Zhu, C.-L. Lin, "A new structure of SOI MOSFET for reducing self-heating effect," *Ceramics Int*, vol. 30, no. 7, pp. 1289–1293, Jul. 2004, doi: 10.1016/j.ceramint.2003.12.033.
- [13] J. Roig, D. Flores, M. Vellvehi, J. Rebollo, J. Millan, "Reduction of self-heating effect in SOIM devices," *Microelectronics Rel*, vol. 42, no. 1, pp. 61–66, Jan. 2002, doi: 10.1016/S0026-2714(01) 00116-0.



**Dong-Woo Cha** is currently pursuing the B.S. degree from the School of Electronics Engineering, Chungbuk National University, Cheongju, Republic of Korea. His current research interests include the simulation of semiconductor devices.



**Jun-Young Park** received the B.S. degree from the School of Electrical and Electronic Engineering, Yonsei University, Seoul, Republic of Korea, in 2014, and the M.S. & Ph.D. degree from the Korea Advanced Institute of Science and Technology,

Daejeon, Republic of Korea, in 2016 and 2020. He is currently the Assistant Professor of School of Electronics Engineering, Chungbuk National University, Cheongju, Republic of Korea. His current research interests include reliability of semiconductor devices.