

# Effects of Pillar Conditions on DC/AC Characteristics of Tunnel Field-effect Transistor with Vertical Structures

Junsu Yu, Byung-Gook Park<sup>\*</sup>, and Dae Woong Kwon<sup>\*</sup>

**Abstract**—To investigate the effects of various pillar conditions such as pillar thickness ( $T_{\text{pillar}}$ ), pillar height ( $T_{\text{Si}}$ ), and doping concentration of pillar on DC characteristics of TFETs with vertical structures (TFET<sub>VS</sub>) and AC switching characteristics of TFET<sub>VS</sub> inverters, Mixed-mode device and circuit TCAD simulations are performed. As 1) the  $T_{\text{pillar}}$  is thicker, 2) the  $T_{\text{Si}}$  is increased, and 3) the doping concentration of the pillar is reduced, the tunneling current between source and channel gets increased and the gate-to-drain capacitance ( $C_{GD}$ )-gate voltage ( $V_G$ ) curve becomes positive-shifted due to the weaker controllability of  $V_G$  on the drain-side channel. Through the transient responses of TFET<sub>VS</sub> inverters with various pillar conditions, it is revealed that AC switching performance can be improved by the enhanced tunneling current and the positive-shifted  $C_{GD}$ - $V_G$  curve caused by the weaker  $V_G$  controllability on the drain-side channel.

**Index Terms**—TFET, vertical structure TFET, AC switching characteristics of TFET

## I. INTRODUCTION

For the low power consumption of metal-oxide-semiconductor field-effect transistors (MOSFETs),

supply voltage ( $V_{DD}$ ) needs to be scaled down. Furthermore, for maintaining high on-current ( $I_{ON}$ ) despite of the  $V_{DD}$  reduction, extremely low subthreshold swing ( $SS$ ) is necessary. However, it is well-known that the  $SS$  of a MOSFET cannot be lowered below 60 mV/dec at room temperature because its operation is based on thermionic carrier injection [1]. A tunneling field-effect transistor (TFET) has been regarded as one of the most promising candidates for a next-generation low-power device due to its low  $SS$  (sub- $kT/q$   $SS$  at room temperature) and excellent complementary MOS (CMOS) process compatibility [2-4]. However, there are still a lot of challenges in the way to commercialization: particularly, ambipolar current by undesirable drain-side tunneling and low  $I_{ON}$ .

In order to overcome these disadvantages, TFETs with elevated drain (TFET<sub>ED</sub>) have been proposed since TFET<sub>ED</sub> not only reduces the tunneling resistance by using smaller band-gap materials such as SiGe or Ge as a channel, but also suppresses the ambipolar current by forming the Si elevated drain on the channel [5] (TFET<sub>ED</sub> is one of the TFETs with vertical structures). In this study, TFET<sub>ED</sub> is used to represent the TFETs with various vertical structures. Though TFETs with vertical structures (TFET<sub>VS</sub>) have been reported to suppress the ambipolar current and to enhance the  $I_{ON}$ , the previous works on the TFET<sub>VS</sub>s have mainly focused on tunneling dynamics between source and channel. In this study, the effects of various pillar conditions such as pillar thickness ( $T_{\text{pillar}}$ ), pillar height ( $T_{\text{Si}}$ ), the ratio of channel length and pillar height, and the doping concentration of pillar on DC/AC characteristics of TFET<sub>VS</sub>s are

Manuscript received Feb. 26, 2021; reviewed Aug. 18, 2021; accepted Aug. 21, 2021

Department of Electrical and Computer Engineering and the Interuniversity Semiconductor Research Center (ISRC), Seoul National University, Seoul 08826, Korea  
E-mail : bgpark@snu.ac.kr




Fig. 1. Device structure and physical parameters of TFETs used in the simulations.


rigorously investigated through mixed-mode device and circuit TCAD simulations.

## II. DEVICE STRUCTURE AND SIMULATION CONDITIONS

The cross-sectional structure of TFET<sub>VSS</sub> used in this simulation study is shown in Fig. 1. In order to analyze the characteristics of TFET<sub>VSS</sub> in an inverter configuration, mixed-mode device and circuit simulations are conducted by using Synopsys Sentaurus<sup>TM</sup> which is especially suitable for accurate tunneling current calculation because it automatically defines tunneling path and mesh on the basis of the valence-band gradient [6-8]. The table of Fig. 1 shows the device parameters used in the simulations where a uniform doping profile is used for all the regions (namely, the source, the channel, and the drain regions) with an abrupt profile at the interfaces as applicable between them. Although the artificial doping profiles may result in the some disagreement in the current levels, this does not have much impact on our findings as the focus of this study is not on the exact values of currents but more on the changes of the device characteristics and the inverter switching characteristics by various pillar conditions. N-type TFET (nTFET) consists of p<sup>+</sup> source, p<sup>-</sup> intrinsic channel, and n<sup>+</sup> drain, while the p<sup>+</sup> source/p<sup>-</sup> channel/n<sup>+</sup>

drain are replaced by n<sup>+</sup> source/n<sup>-</sup> channel/p<sup>+</sup> drain in p-type TFET (pTFET). Gate leakage current is ignored, Fermi statistics is assumed, and nonlocal band-to-band tunneling (BTBT), drift-diffusion carrier transport, band-gap narrowing and Shockley-Read-Hall (SRH) recombination models are used.

To reflect accurate tunneling currents, tunneling model is first calibrated to experimental data for fabricated Si and Si<sub>0.7</sub>Ge<sub>0.3</sub> TFETs. The Si TFET is fabricated on a (100) p-type silicon-on-insulator (SOI) wafer with 100 nm Si thickness on top of 375 nm buried oxide. The gate stack consists of 200 nm poly-Si layer and 3 nm SiO<sub>2</sub>. After gate patterning, source and drain regions are defined through photolithography and implantation processes. BF<sub>2</sub> with dose of  $8 \times 10^{14} \text{ cm}^{-2}$ , 7° tilt, and energy of 10 keV is used for source implantation. Drain implantation is also performed by using Arsenic (As) with the same condition. Dopant activation is implemented by rapid thermal process (RTP) at 900 °C during 5 sec. Also, the SiGe TFET is fabricated on a (100) p-type SOI wafer with 60 nm Si thickness. Epitaxial growing of the SiGe with Ge content of 30 percent and thickness of 40 nm is performed on the SOI wafer. Then, Si capping layer is grown on the SiGe channel to reduce defects at the interface between gate stack and SiGe channel (The capping layer is completely consumed to SiO<sub>2</sub> after gate oxidation). The following



**Fig. 2.** Calibration results of simulated transfer characteristics at drain bias ( $V_D$ ) of 0.8 V. Tunneling model is calibrated to experimental data for the fabricated planar Si and SiGe TFETs.

fabrication processes are the same as those of the Si TFET.


To calculate BTBT generation rate ( $G$ ) per unit volume in the uniform electric field, Kane's model is used [Eq. (1)] [9] and fitted parameters are as follows.

$$G = A \left( \frac{F}{F_0} \right)^P \exp\left(-\frac{B}{F}\right) \quad (1)$$

where  $F_0 = 1 \text{ V/m}$ ,  $P = 2.5$  for indirect BTBT,  $A_{\text{Si}} = 4.0 \times 10^{14} / A_{\text{SiGe}} = 3.1 \times 10^{16} \text{ cm}^{-1} \cdot \text{s}^{-1}$  and  $B_{\text{Si}} = 9.9 \times 10^6 / B_{\text{SiGe}} = 7.1 \times 10^5$  are Kane parameters of experimentally calibrated Si and SiGe materials respectively, and  $F$  is the electric field. Fig. 2 shows that the calibration results of the simulated transfer curves are well fitted to the measured data of the fabricated TFETs. Then, transient responses of TFET<sub>VS</sub> inverters with various pillar conditions are simulated for an input step voltage ( $V_{\text{in}}$ ) with a peak-to-peak voltage of 0.8 V and a rise/fall time of 1 ns as can be seen in Fig. 6(c). Here,  $V_{\text{DD}} = 0.8 \text{ V}$  and load capacitance ( $C_L$ ) =  $3 \times 10^{-15} \text{ F}$  are used.


### III. RESULTS AND DISCUSSION

TCAD simulations are performed to investigate the effects of various pillar conditions on DC characteristics of TFET<sub>VS</sub> devices and AC switching characteristics of TFET<sub>VS</sub> inverters. The device parameters of Fig. 1 are used in all the simulations except for changed conditions. Fig. 3(a) and (b) show that the drain current ( $I_D$ ) of TFET<sub>VS</sub> becomes increased in both the transfer and




**Fig. 3.** (a) Transfer characteristics of n-type TFETs (nTFET) with various  $T_{\text{pillar}}$ s. The inset shows the transfer characteristics of linear scale, (b) Output characteristics of nTFETs with various  $T_{\text{pillar}}$ s.

output characteristics as the  $T_{\text{pillar}}$  gets thicker. This can be explained by the energy band diagrams of Fig. 4(a) and (b). The energy band diagrams show that gate voltage ( $V_G$ ) controllability on the drain-side channel becomes weaker and drain voltage ( $V_D$ ) has the stronger influence on the tunneling barrier between source and channel as the  $T_{\text{pillar}}$  gets thicker, similarly to drain-induced barrier lowering (DIBL) of MOSFETs. Thus, the tunneling current between source and channel gets increased due to the  $V_D$ -induced shorter tunneling length with the thicker  $T_{\text{pillar}}$ . To clarify the effects of the  $V_D$  on the source-side tunneling barrier and to optimize the pillar conditions, the pillar height ( $T_{\text{Si}}$ ) and the doping concentration of the Si pillar are changed respectively. Fig. 5(a) indicates that the  $I_D$  gets decreased as the Si pillar has the higher doping concentration (p-type dopants are applied) because the depletion region formed at the interface between the drain and the Si pillar is reduced and thus the influence of the  $V_D$  on the source-side tunneling barrier becomes weaker with the higher doping concentration. Also, Fig. 5(b) shows that the  $I_D$



**Fig. 4.** (a) Energy band diagrams between source and channel in nTFETs with various  $T_{\text{pillar}}$ s, (b) Energy band diagrams between drain and channel in nTFETs with various  $T_{\text{pillar}}$ s.




**Fig. 5.** The changes of transfer characteristics as a function of (a) doping concentration of pillar, (b) pillar height ( $T_{\text{Si}}$ ), (c) length of SiGe channel ( $L_{\text{gate}}$ ).

gets decreased with the higher pillar since the  $V_D$  has the weaker influence on the source-side tunneling barrier by the increased distance between the source and the drain. Additionally, the length of the SiGe channel ( $L_{\text{gate}}$ ) is increased with the fixed pillar conditions of Fig. 1. Fig. 5(c) demonstrates that the  $I_D$  gets reduced as the  $L_{\text{gate}}$  becomes longer since the source is located further from the drain with the longer  $L_{\text{gate}}$  consistently with the results of the  $T_{\text{Si}}$  variation.

Furthermore, the  $V_G$  controllability on the drain-side channel can be verified by gate-to-drain capacitance ( $C_{GD}$ )- $V_G$  characteristics of TFET<sub>VS</sub>. Fig. 6(a) shows that the  $C_{GD}$ - $V_G$  curve gets positive-shifted as the  $T_{\text{pillar}}$  becomes thicker (As an example of the  $V_G$  controllability, the effects of the  $T_{\text{pillar}}$  on the  $C_{GD}$ - $V_G$  curve are simulated.) This phenomenon can be explained as follows: For TFETs, the  $C_{GD}$  reflects the entire gate

capacitance ( $C_{GG}$ ) when the drain quasi-Fermi energy is well above the conduction band edge of the channel (namely, the occurrence of the drain-side channel inversion) [10]. As can be seen in the energy band diagrams of Fig. 4(b), the drain-side channel inversion occurs at larger  $V_G$  with the thicker  $T_{\text{pillar}}$  because the  $V_G$  has the weaker controllability on the drain-side channel by the thicker  $T_{\text{pillar}}$ , which leads to the positive-shifted  $C_{GD}$ - $V_G$  curve. (Although both n-type and p-type TFETs are used for all the simulations, only the n-type branch is shown in the characteristics for simplicity.)

To investigate the effects of the increased  $I_D$  and the positive-shifted  $C_{GD}$ - $V_G$  curve (namely, reduced  $C_{GD}$  throughout  $V_G$  transition) caused by the weaker  $V_G$  controllability on the drain-side channel on AC switching performances, the transient responses of TFET<sub>VS</sub> inverters with various  $T_{\text{pillar}}$ s are simulated as shown in



**Fig. 6.** (a)  $C_{GD}$ - $V_G$  curves of nTFETs with various  $T_{\text{pillar}}$ s, (b) Transient responses of TFET inverters with various  $T_{\text{pillar}}$ s, (c) Circuit diagram of a TFET inverter and input signal.

the circuit diagram of Fig. 6(c) ( $L_{\text{gate}} = 30$  nm,  $T_{\text{Si}} = 40$  nm, and doping concentration of  $1 \times 10^{15} \text{ cm}^{-3}$ ) are used in the inverter simulations considering the enhancement of  $I_D$  and the feasibility of fabrication even though the shorter  $L_{\text{gate}}$  and the lower  $T_{\text{Si}}$  result in more increased  $I_D$ .) As a result, Fig. 6(b) demonstrates that the output voltage ( $V_{\text{out}}$ ) pre-shoot (signal peaking before transition) is slightly reduced and the falling/rising delay are

significantly improved by the thicker  $T_{\text{pillar}}$ . This should be the result of the increased  $I_D$  and the reduced  $C_{GD}$  caused by the thicker  $T_{\text{pillar}}$  since it is widely accepted that the degraded  $V_{\text{out}}$  pre-shoot and the falling/rising delay of TFET inverters result from the combination of smaller current and larger  $C_{GD}$  as compared with those of MOSFETs [11, 12].

## V. CONCLUSION

Mixed-mode device and circuit TCAD simulations are performed to investigate the effects of various pillar conditions on DC characteristics of TFET<sub>VS</sub> devices and AC switching characteristics of TFET<sub>VS</sub> inverters. As 1) the  $T_{\text{pillar}}$  is thicker, 2) the  $T_{\text{Si}}$  is increased, 3) the  $L_{\text{gate}}$  is longer, and 4) the doping concentration of the pillar is reduced, the  $I_D$  is increased in both the transfer and output characteristics due to the stronger influence of  $V_D$  on the tunneling barrier between source and channel. Moreover, the  $V_G$  controllability on the drain-side channel is verified by  $C_{GD}$ - $V_G$  characteristics of TFET<sub>VS</sub>. As a result, it is found that the weaker  $V_G$  controllability on the drain-side channel causes the positive-shifted  $C_{GD}$ - $V_G$  curve. Through the transient responses of TFET<sub>VS</sub> inverters with various pillar conditions, the effects of the increased  $I_D$  and the positive-shifted  $C_{GD}$ - $V_G$  curve caused by the weaker  $V_G$  controllability on AC switching performances are investigated thoroughly. Expectedly, it is confirmed that the  $V_{\text{out}}$  pre-shoot is reduced and the falling/rising delay are improved.

## ACKNOWLEDGMENTS

This work was supported by INHA UNIVERSITY Research Grant and the BK21 FOUR program of the Education and Research Program for Future ICT Pioneers, Seoul National University in 2021.

## REFERENCES

- [1] Sze, S. M, "Physics of Semiconductor Devices," 1st edn, John Wiley, 1969.
- [2] W. M. Reddick and G. A. J. Amaratunga, "Silicon surface tunnel transistor," *Appl. Phys. Lett.*, vol. 67, no. 4, pp. 494–496, Jul Jul. 1995.
- [3] K. K. Bhuwalka, S. Sedlmaier, A. K. Ludsteck, C.

- Toksdorf, J. Schulz, and I Eisele, "Vertical tunnel field effect transistor," *IEEE Trans. Electron Devices*, vol. 51, no. 2, pp. 279–282, Feb. 2004.
- [4] W. Y. Choi, B.-G. Park, J. D. Lee, and T.-J. King Liu, "Tunneling field effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 743–745, Aug. 2007.
- [5] H. W. Kim, J. H. Kim, S. W. Kim, M. C. Sun, E. H. Park, and B.-G. Park, "Tunneling field-effect transistor with Si/SiGe material for high current drivability," *Jpn. J. Appl. Phys.*, vol. 53, no. 6S, pp. 06JE12-1–06JE12-4, May, 2014.
- [6] M. T. Bjork, J. Knoch, H. Schmid, H. Riel, and W. Riess, "Silicon nanowire tunneling field-effect transistor," *Appl. Phys. Lett.*, vol. 92, no. 19, p. 193504, May 2008.
- [7] M. Fulde, A. Heigl, M. Weis, M. Wimshofer, K. V. Arnim, Th. Nirschl, M. Sterkel, G. Knoblinger, W. Hansch, G. Wachutka, and D. Schmitt-Landsiedel, "Fabrication, optimization and application of complementary multiple-gate tunneling FETs," in *Proc. 2nd IEEE Int Nanoelectron. Conf.*, 2008, pp. 579–584.
- [8] R. Gandhi, Z. X. Chen, N. Singh, K. Banerjee, and S. J. Lee, "Vertical Sinanowire n-type tunneling FETs with low subthreshold swing ( $\leq 50$  mV/decade) at room temperature," *IEEE Electron Device Lett.*, vol. 32, no. 4, pp. 437–439, Apr. 2011.
- [9] E. O. Kane, "Theory of tunneling," *J. Appl. Phys.*, vol. 32, no. 1, pp. 83–91, 1961.
- [10] S. O. Koswatta, M. S. Lundstrom, and D. E. Nikonorov, "Performance comparison between p-i-n tunneling transistors and conventional MOSFETs," *IEEE Trans. Electron Devices*, vol. 56, no. 3, pp. 456–465, Mar. 2009.
- [11] S. Mookerjea, R. Krishnan, S. Datta, and V. Narayan, "On enhanced Miller capacitance in interband tunnel transistors," *IEEE Electron Device Lett.*, vol. 30, no. 10, pp. 1102–1104, Oct. 2009.
- [12] S. Mookerjea, R. Krishnan, S. Datta, and V. Narayanan, "Effective capacitance and drive current for Tunnel FET (TFET) CV/I estimation," *IEEE Trans. Electron Devices*, vol. 56, no. 9, pp. 2092–2098, Sep. 2009.



**Junsu Yu** received the B.S. degree in Electrical and Computer Engineering from Seoul National University (SNU) in 2019. He is currently working toward the Ph.D. degree in Electrical and Computer Engineering from SNU, Seoul, Korea. His recent interests include tunnel FET, synaptic devices, flash memory, ferroelectric devices.



**Daewoong Kwon** received Ph.D. degrees in Electrical Engineering at Seoul National University (SNU), Seoul, Korea, in 2017. He was a senior engineer at Samsung Electronics from 2005 to 2014. He was with University of California at Berkeley, USA, in 2017, as a Post-Doctoral Fellow and with Intel, CA, USA, in 2019. He is currently an Assistant Professor with the Department of Electric Engineering, Inha University, Incheon, Korea.



**Byung-Gook Park** received the B.S. and M.S. degrees in electronic engineering from Seoul National University (SNU), Seoul, Korea, in 1982 and 1984, respectively, and the Ph.D. degree in electrical engineering from Stanford University, Stanford, CA, USA, in 1990. In 1994, he joined the School of Electrical Engineering, SNU, as an Assistant Professor, where he is currently a Professor.