

Work-Function Variation and Delay Analysis in NAND and NOR Circuits using Gate Insulator Stack-based Dopingless Tunnel Field-effect Transistors

Jongmin Lee and Jang Hyun Kim*

Abstract—This paper investigates the electrical characteristics of work-function variation (WFV) in dopingless Tunnel Field-Effect Transistor (TFETs) with SiO₂-Si₃N₄-SiO₂ (ONO) gate insulator stacks. It explores the potential benefits of using ONO structures to mitigate WFV's impact on the channel. The study also examines the immunity of TFETs to WFV and current variations compared to doping-based junctions. The paper begins by discussing the challenges introduced by increased doping concentrations, specifically poly/metal-grain granularity (MGG). The proposed dopingless TFET with an ONO stack structure is introduced, acknowledging the need for rigorous validation. Detailed information on device simulation and programming sequences for TFETs is provided. The mixed-signal circuit configuration is outlined, focusing on the use of high-performance MOSFETs and TFETs to enhance output voltage margins and reduce transition time variations. The study concludes by presenting the electrical characteristics of WFV and its impact on TFET devices. The effectiveness of program adjustments in reducing threshold voltage (V_t) scatter for both n-type and p-type TFETs is discussed. In summary, this study explains the advantages and limitations of dopingless TFETs with ONO stack structures, offering insights into their application.

Index Terms—TFET, ONO, WFV

I. INTRODUCTION

For many decades, there has been a continuous effort to enhance the electrical performance of metal-oxide-semiconductor field-effect transistors (MOSFETs) in low-power applications, primarily through the adoption of FinFET or gate-all-around (GAA) structures [1-5]. However, these structures do not enable steep switching in transfer curves due to a theoretical limit of 60 mV/decade subthreshold swing (SS) caused by the Boltzmann tail in the source region. To address this challenge, tunnel field-effect transistors (TFETs) have been investigated to eliminate the Boltzmann tail and achieve SS values below 60 mV/decade [6-19]. This extremely low SS indicates very low static power consumption, which can lead to significant performance improvements in low-speed applications. For example, MAC (Multiply-Accumulate) units require high computational throughput with low power consumption,




Fig. 1. Structure of the doping-less tunnel field-effect transistor (TFET) with charge trap layer.

Manuscript received Jun. 22, 2024; reviewed Aug. 15, 2024;
accepted Nov. 5, 2024

Department of Intelligence Semiconductor Engineering, Ajou
University, Suwon, Korea
E-mail : janghyun@ajou.ac.kr




Fig. 2. Structure of the doping-less tunnel field-effect transistor (TFET) with charge trap layer.




Fig. 3. (a) Transfer curves of proposed TFET. BTBT generation rate on the source region; (b) 10 nm; (c) 5 nm of substrate thickness.

making this device suitable for such applications [20].

Furthermore, as MOSFETs have scaled down to the nanoscale, the doping concentration in the MOSFET channel has increased to enhance the gate's control over the channel. However, this increase in doping concentration has introduced issues such as poly/metal-

grain granularity (MGG). These variations make it challenging to produce integrated circuit chips with a high yield during the manufacturing process [16-19].

To address these challenges, doping-less TFETs that operate by forming an energy band using the charge trap within the gate insulator has been studied. The gate

Table 1. Parameters of TCAD simulation

Parameters	Material / Dopant	Values
Bottom oxide thickness	SiO ₂	1 nm
Top oxide thickness	SiO ₂	6 nm
Nitride thickness	Si ₃ N ₄	2 nm
Body contact doping	Si / p-type	5 × 10 ¹⁸ cm ⁻³
Drain doping concentration	Si / n-type	5 × 10 ¹⁸ cm ⁻³
Channel doping concentration	Si / p-type	1 × 10 ¹⁵ cm ⁻³
Channel length	-	60 nm

insulator of the proposed device consists of a triple dielectric stack (ONO: SiO₂-Si₃N₄-SiO₂). Electrons trapped in the nitride layer of the ONO dielectric form an energy band between the source and the channel. When considering work function variation (WFV) related to metal grain, it is expected that there is no immunity against current variations compared to junctions formed by doping. However, this immunity is not confirmed and needs rigorous validation [17-19].

In this paper, we investigate the electrical characteristics of WFV in a dopingless TFETs with an ONO stack. When employing the ONO structure and ONO programming, it is anticipated that the impact on the channel will be reduced, even in the presence of WFV.

II. DEVICE SIMULATION

The device configuration of the charge trap TFETs employed in this simulation is illustrated in Fig. 1. The ONO dielectric layers are comprised of SiO₂, Si₃N₄, and SiO₂. The thickness of the bottom oxide layer (T_{OXB}) is 1 nm, the top oxide layer (T_{OXT}) measures 6 nm, and the nitride layer (T_{N}) is 2 nm thick. All source, drain, and channel materials are made of silicon (Si). To mitigate the impact of the short channel effect (SCE), the channel length (L_{Channel}) is set at 60 nm. There is no doping in the tunnel barrier that carries the current. However, doping has been introduced in the source region to reduce contact resistance. The body contact doping (N_{S}) is 5×10¹⁸ cm⁻³ (p-type), drain doping (N_{D}) is 5×10¹⁸ cm⁻³ (n-type), and body doping (N_{sub}) is 1×10¹⁵ cm⁻³ (p-type). We have placed a p+ region behind the source area to facilitate the smooth charge/discharge of holes. This p+

region does not need to be added to each device individually; it can be shared among multiple devices.

The material employed in the WFV model was TiN, with WFV values of 4.4 eV and 4.6 eV, each representing 40 % and 60 % probabilities, randomly distributed on the gate. A total of 50 samples were produced for each simulation run and subsequently assessed. The characteristics of the doping-less TFET with charge trap were simulated using Synopsys SentaurusTM. The Shockley-Read-Hall (SRH) and dynamic nonlocal BTBT model were used for accurate characterization. The dynamic nonlocal BTBT model is essential, as it can dynamically determine and calculate all tunneling paths based on the energy band profile. In detail, the BTBT model was calibrated with experimental results, as shown in Fig. 2(a). To calculate the BTBT generation rate (G) per unit volume at the uniform electric field limit, Kane’s model was used [Eq. (1)] [28].

$$G = A \left(\frac{F}{F_0} \right)^P \exp \left(-\frac{B}{F} \right) \quad (1)$$

The prefactor (A) and the exponential factor (B) are Kane parameters, while F represents the electric field. For accurate simulation, we calibrated the model parameters by extracting current from the fabricated planar TFET. The calibrated parameters are as follows: $F_0 = 1$ V/m, $P = 2.5$ for an indirect BTBT, $A_{\text{Si}} = 4.0 \times 10^{14}$ cm⁻³·s⁻¹, and $B_{\text{Si}} = 9.9 \times 10^6$ V/cm are the Kane parameters of Si, and F denotes the electric field. The program rate in the ONO dielectric was also calibrated based on a fabricated Metal-SiO₂-Si₃N₄-SiO₂ capacitor. In the inset of Fig. 2(b), the simple fabrication processes are shown. Each thickness of the dielectric is the same as in the proposed device. The flat band shifts (ΔV_{FB}) were extracted with various program times. The electron tunnel mass was calibrated with the ONO capacitors' electron trapping rate, as shown in Fig. 2(b). To calibrate the electron trapping rate, the electron tunnel mass was fitted with ΔV_{FB} .

III. SIMULATION RESULTS

Fig. 2(c) represents the energy band at 0.5 V of drain voltage (V_{DS}) when cut into the ONO line. When




Fig. 4. (a) Program sequence for achieving the target V_t ; (b) Program hole density based on the gate pulse; (c) NOR and NAND gates with mixed usage of MOSFETs for reduced resistance circuits; (d) Truth table of logic gate.




Fig. 5. n-type: (a) initial; (b) programmed, p-type; (c) initial; (d) programmed TFET.

program bias is applied in gate, the electrons on drain are moved to the channel and when gate voltage is applied, the electrons are trapped to the nitride region. When programmed, it is found that the energy band in the

nitride region has risen by about 4 eV from initial state. And the energy band in the programmed nitride region raises the energy band of the source. Fig. 2(d) shows the transfer characteristics of the charge trap TFET with




Fig. 6. NAND/NOR gate transient simulation: (a) conventional NAND; (b) proposed NAND; (c) conventional NOR; (d) proposed NOR.

various V_{DS} . There is no drain induced current enhancement. depending on the V_{DS} , so the short channel effect (SHE) can be excluded. And the minimum SS is 28.59 mV/dec of $V_{DS} = 0.1$ V, 29.01 mV/dec of $V_{DS} = 0.5$ V and 34.62 mV/dec of $V_{DS} = 1.0$ V. Thus, we found that the SS values for V_{DS} changes are below 60 mV/dec. The proposed device is a low power device that can operate at a low gate bias. We confirmed the BTBT generation of the device. Since the proposed device is made of dopingless, as seen in inset of Fig. 2(d), the BTBT region is formed at edge of gate region. Fig. 3(a) shows a BTBT rate of the charge trap TFET from 2 nm to 15 nm of substrate thickness (T_{sub}). The proposed device does not form a tunnel barrier through doping, but rather the tunnel barrier region changes with voltage [Fig. 3(b) and (c)]. In other words, electrons are programmed into the charge trap region to form a tunnel barrier, but the depletion region near the Si channel changes due to the operating voltage, causing variations in BTBT occurrence rates. Due to these characteristics, the downside is that high current is not exhibited. However,

even if the substrate thickness varies with the process, the current characteristics are determined by voltage, resulting in minimal current variation. Consequently, it has the advantage of high reliability and can be used to create devices that are insensitive to PVT variations.

In Fig. 4(a), a sequential hole program is executed by applying a pulse with a gate voltage of -8 V. After performing a 1-step program, the current is examined at $V_{GS} = 0.5$ V. If the current value is lower than the target threshold voltage (V_t , @ 10^{-12} A/ μ m) additional programming is carried out [Fig. 4(b)]. The configuration of the mixed-signal circuit is depicted in Fig. 4(c). For the NOR/NAND pass gate section, the circuit is constructed using high-performance MOSFETs with good I_{ON} characteristics, while the stack section is implemented with the proposed TFETs. The reason for evaluating a mix of MOSFETs and TFETs in Fig. 4(c) is that using two-stage TFETs would result in excessive degradation due to low current drive and WFV. If the entire circuit were constructed using TFETs, the reduced current drivability of TFETs would result in higher

resistance, leading to a decrease in the output voltage margin. However, since the TFET's characteristic changes due to WFV were fully reflected, as shown in the simulation, a precise evaluation was conducted. Thus, the effect of reducing variation with the proposed device's program has been thoroughly demonstrated. In the NOR/NAND section, out of the two devices connected in series, one is constructed using TFETs. This configuration, due to the low I_{OFF} characteristics of TFETs, results in a truth table based on input, as shown in Fig. 4(d). The output values are inverted based on each input, and the corresponding improvement in voltage variation is measured.

In Fig. 5, the n-type and p-type characteristics of the proposed device are illustrated. For cases Fig. 5(a) and (c), the program time and voltage were fixed at 8 V and 0.01 sec, respectively, to depict the scatter of the transfer curve concerning WFV. In cases Fig. 5(b) and (d), results are shown where the program pulse was adjusted using the bias scheme from Fig. 4(a) to reduce the V_t variation. In the case of n-type, it exhibited a 0.1 V decrease in V_t variation, while for p-type, there was a 0.04 V reduction in variation.

In Fig. 6, the operation of the proposed device's NAND gate is depicted based on the presence or absence of programming. The bottom-most device was constructed using MOSFETs to reduce resistance, while the rest of the devices were formed using the proposed TFETs. The variation in transition time due to V_t differences was observed. Specifically, it can be observed that before programming, Δt (time variation) reduced from 10.7 μs to 6.3 μs [Fig. 6(a) and (b)]. A similar reduction was also observed in NOR, decreasing from 11.1 μs to 6.2 μs [Fig. 6(c) and (d)]. This ultimately translates to a minimum 41 % improvement in the operating frequency margin.

IV. CONCLUSION

In conclusion, this study has provided valuable insights into the electrical characteristics of dopingless TFETs featuring ONO gate insulator stacks. The research has demonstrated the potential benefits of employing ONO structures to reduce the impact of WFV on the channel, paving the way for more reliable TFET-based devices. The study's exploration of TFETs' immunity to

WFV and current variations compared to doping-based junctions has important implications for future device design and optimization. These findings have the potential to enhance the performance and reliability of TFETs in various applications, particularly in low-power applications. In other words, the proposed device's current can be precisely tuned, allowing for consistent current output despite changes in process, voltage, and temperature. This characteristic makes it highly applicable in logic circuits that require stable characteristics, such as bandgap generators and temperature sensors [29-31]. Overall, the findings of this study hold promise for the development of more robust and efficient TFET-based devices, and the insights gained may lead to advancements in semiconductor technology, ultimately benefiting a wide range of industries and applications.

ACKNOWLEDGMENTS

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIT) under Grant Nos. 2022R1A2C1093201 and RS-2024-00406652. This research was also supported by a grant (D2403014) from the Gyeonggi Technology Development Program funded by Gyeonggi Province. Additionally, this work was supported by the Technology Innovation Program (20026440, Development of eGaN HEMT Device Advancement Technology using GaN Standard Modeling Technology (ASM)) funded by the Ministry of Trade, Industry & Energy (MOTIE, Korea). The EDA tool was supported by the IC Design Education Center (IDEC), Korea.

REFERENCES

- [1] B. Yu, *et al.*, "FinFET scaling to 10 nm gate length," in *Digest. International Electron Devices Meeting*, Dec., 2002, pp. 251-254. doi: 10.1109/IEDM.2002.1175825
- [2] A. Maniyar, *et al.*, "Impact of Process-Induced Inclined Sidewalls On Small Signal Parameters of Silicon Nanowire GAA MOSFET," in *TENCON 2023 - 2023 IEEE Region 10 Conference*, Nov. 2023, pp. 1272-1276. doi: 10.1109/TENCON58879.2023.10322347

- [3] A. P. Singh, *et al.*, "Recessed-Source/Drain Junctionless GAA MOSFETs and their Sensitivity to Temperature: A Machine learning based Analysis," in *2023 International Conference on Next Generation Electronics (NEleX)*, Jul., 2023, pp. 1-6. doi: 10.1109/NEleX59773.2023.10421160
- [4] A. Maniyar, *et al.*, "Impact of Process-Induced Inclined Side-Walls on Gate Leakage Current of Nanowire GAA MOSFETs," *IEEE Trans. Electron Devices*, Vol. 71, No. 3, pp. 2196-2202, 2024. doi: 10.1109/TED.2024.3357434
- [5] I. C. Cherik and S. Mohammadi, "A Novel Fin-Shape Double-Gate GaAs p-MOSFET With Intrinsic Source and Enhanced Switching Performance," *IEEE Trans. on Dielectr. Electr. Insul.*, Vol. 31, No. 3, pp. 1137-1142, 2024. doi: 10.1109/TDEI.2024.3357055
- [6] P. Singh, *et al.*, "Ultra Thin Finger-Like Source Region-Based TFET: Temperature Sensor," *IEEE Sens. Lett.*, Vol. 8, No. 5, pp. 1-4, 2024. doi: 10.1109/LESENS.2024.3390689
- [7] G. Rangasamy, Z. Zhu, and L.-E. Wernersson, "High Current Density Vertical Nanowire TFETs With $I_{60} > 1 \mu\text{A}/\mu\text{m}$," *IEEE Access*, Vol. 11, pp. 95692-95696, 2023. doi: 10.1109/ACCESS.2023.3310253
- [8] F. Zhang *et al.*, "Capacitance Modeling With Charge Partitions Covering Full-Region Operations of TFETs," *IEEE Trans. Electron Devices*, Vol. 71, No. 7, pp. 4373-4380, 2024. doi: 10.1109/TED.2024.3403801
- [9] F. Zhang *et al.*, "A Surface Potential Based Full-Region Current Model for Doping Segregated TFETs," *IEEE Trans. Electron Devices*, Vol. 71, No. 1, pp. 46-53, 2024. doi: 10.1109/TED.2023.3282195
- [10] G. Rangasamy, *et al.*, "TFET Circuit Configurations Operating Below 60 mV/dec," *IEEE Trans. Nanotechnol.*, Vol. 23, pp. 441-447, 2024. doi: 10.1109/TNANO.2024.3407360
- [11] Y. Guan, Z. Dou, J. Lu, S. Huang, and H. Chen, "An Accurate and Full-Range Analytical Current Model for Nanowire Heterojunction TFET," *IEEE Trans. Electron Devices*, Vol. 70, No. 11, pp. 6004-6011, 2023. doi: 10.1109/TED.2023.3312625
- [12] J.-T. Lin and H.-S. Ho, "Ge/GaAs Heterostructure TFET With Schottky Contact to Suppress Ambipolar and Trap-Assisted Tunneling," *IEEE Trans. Electron Devices*, Vol. 70, No. 11, pp. 6049-6056, 2023. doi: 10.1109/TED.2023.3318522
- [13] C.-C. Tien and Y.-H. Lin, "Vertical-Stack Nanowire Structure of MOS Inverter and TFET Inverter in Low-Temperature Application," *IEEE Access*, Vol. 12, pp. 83629-83637, 2024. doi: 10.1109/ACCESS.2024.3410677
- [14] S. Gayen, S. Tewari, and A. Chattopadhyay, "A Judicious Exploitation of Electrical Characteristics of a Unique GeSn TFET With Corner-Point for Sensing S-Protein Biomarker," *IEEE Trans. Nanotechnol.*, Vol. 23, pp. 467-473, 2024. doi: 10.1109/TNANO.2024.3409055
- [15] R. K. P, T. R, B. T. S, and K. S, "A Comprehensive Review and Comparative Analysis the TFET and DG-JL-TFET," in *2024 Ninth International Conference on Science Technology Engineering and Mathematics (ICONSTEM)*, 2024, pp. 1-6. doi: 10.1109/ICONSTEM60960.2024.10568878
- [16] S. Verma, M. K. Rai, V. K. S. Yadav, and S. Rai, "Analysis of III-V Heterojunction TFET for High-Frequency Analog Applications," *J. Electron Mater.*, Apr., 2024. doi: 10.1007/s11664-024-11261-z
- [17] M. Ryu and W. Y. Choi, "Surface Stoichiometry Dependence of Ambipolar SiGe Tunnel Field-effect Transistors and Its Effect on the Transient Performance Improvement," *Journal of Semiconductor Technology and Science*, Vol. 24, No. 1, pp. 1-7, 2024. doi: 10.5573/JSTS.2024.24.1.1
- [18] M. G. Jeon, K. Lee, S. Kim, G. Kim, and J. H. Kim, "Doping-less Tunnel Field-effect Transistor with a Gate Insulator Stack to Adjust Tunnel Barrier," *Journal of Semiconductor Technology and Science*, Vol. 22, No. 2, pp. 61-68, Apr. 2022. doi: 10.5573/JSTS.2022.22.2.61
- [19] S. Y. Jung and J. H. Kim, "Investigating Work-Function Variation with a Gate Insulator Stack Based Dopingless Tunnel Field-Effect Transistors," in *2023 International Conference on Electronics, Information, and Communication (ICEIC)*, Jan., 2023, pp. 1-4.
- [20] J. Mas, *et al.*, "CNN Inference acceleration using

- low-power devices for human monitoring and security scenarios,” *Computers and Electrical Engineering*, Vol. 88, Dec. 2020.
doi: 10.1016/j.compeleceng.2020.106859
- [21] S. Markov, *et al.*, “Statistical variability in scaled generations of n-channel UTB-FD-SOI MOSFETs under the influence of RDF, LER, OTF and MGG,” in *2012 IEEE International SOI Conference (SOI)*, Oct., 2012, pp. 1-2.
doi: 10.1109/SOI.2012.6404365
- [22] M.-H. Chiang, *et al.*, “Random Dopant Fluctuation in Limited-Width FinFET Technologies,” *IEEE Trans. Electron Devices*, Vol. 54, No. 8, pp. 2055-2060, 2007. doi: 10.1109/TED.2007.901154
- [23] A. R. Brown, N. M. Idris, J. R. Watling, and A. Asenov, “Impact of Metal Gate Granularity on Threshold Voltage Variability: A Full-Scale Three-Dimensional Statistical Simulation Study,” *IEEE Electron Device Lett.*, Vol. 31, No. 11, pp. 1199-1201, 2010. doi: 10.1109/LED.2010.2069080
- [24] C. Shin, X. Sun, and T.-J. K. Liu, “Study of Random-Dopant-Fluctuation (RDF) Effects for the Trigate Bulk MOSFET,” *IEEE Trans. Electron Devices*, Vol. 56, No. 7, pp. 1538-1542, 2009.
doi: 10.1109/TED.2009.2020321
- [25] L. Gu, R. Liang, J. Xu, T.-L. Ren, and J. Wang, “Study of Work-Function Variation Effects in Multigate Tunneling Field Effect Transistors,” in *2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC)*, Jun., 2018, pp. 1-2. doi: 10.1109/EDSSC.2018.8487154
- [26] K. Ko, M. Kang, J. Jeon, and H. Shin, “Compact Model Strategy of Metal-Gate Work-Function Variation for Ultrascaled FinFET and Vertical GAA FETs,” *IEEE Trans Electron Devices*, Vol. 66, No. 3, pp. 1613-1616, 2019.
doi: 10.1109/TED.2019.2891677
- [27] E. Mohapatra, D. Jena, S. Das, J. Jena, and T. Dash, “Work-Function Variability impact on the performance of Vertically Stacked GAA FETs for sub-7nm Technology Node,” in *2022 IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON)*, Dec., 2022, pp. 440-444.
doi: 10.1109/EDKCON56221.2022.10032850
- [28] D. W. Kwon *et al.*, “Effects of Localized Body Doping on Switching Characteristics of Tunnel FET Inverters With Vertical Structures,” *IEEE Trans. Electron Devices*, Vol. 64, No. 4, pp. 1799-1805, 2017. doi: 10.1109/TED.2017.2669365
- [29] A.-J. Annema, “Low-power bandgap references featuring DTMOSTs,” *IEEE J. Solid-State Circuits*, Vol. 34, No. 7, pp. 949-955, 1999.
doi: 10.1109/4.772409
- [30] N. Kumar and A. Raman, “Prospective Sensing Applications of Novel Heteromaterial Based Dopingless Nanowire-TFET at Low Operating Voltage,” *IEEE Trans. Nanotechnol.*, Vol. 19, pp. 527-534, 2020.
doi: 10.1109/TNANO.2020.3005026
- [31] S. Singh, *et al.*, “Investigation of N + SiGe junctionless vertical TFET with gate stack for gas sensing application,” *Appl. Phys. A Mater. Sci. Process.*, Vol. 127, No. 9, Sep. 2021.
doi: 10.1007/s00339-021-04880-4



Jongmin Lee (Member, IEEE) received the B.S. degree in Semiconductor Systems Engineering and the Ph.D. degree in electrical and computer engineering from Sungkyunkwan University, Suwon, Korea, in 2017 and 2022, respectively. From 2022 to 2023, Dr. Lee was affiliated with Samsung Electronics as an Engineer. In 2023, he joined Ajou University, Suwon, Korea, as an Assistant Professor for the Department of Intelligent Semiconductor Engineering. His research interests include hardware security, post-quantum cryptography accelerators, and low power digital circuits and systems.



Jang Hyun Kim worked as a Development Researcher for DRAM at SK Hynix from September 2016 to February 2020. Currently, he holds the position of Associate Professor in the Department of Electronic Engineering at Ajou University, starting from February 2023. His current research interests include logic semiconductor devices and power semiconductor devices.