| Title |
Implementation of IEEE 802.15.4 Channel Analyzer for Evaluating WiFi Interference |
| Authors |
송명렬(Song, Myong-Lyol) ; 진현준(Jin, Hyun-Joon) |
| DOI |
https://doi.org/10.5370/KIEEP.2014.63.2.081 |
| Keywords |
IEEE 802.15.4 ; WiFi ; Interference ; CSMA-CA ; Concurrent backoff |
| Abstract |
In this paper, an implementation of concurrent backoff delay process on a single chip with IEEE 802.15.4 hardware and 8051 processor core that can be used for analyzing the interference on IEEE 802.15.4 channels due to WiFi traffics is studied. The backoff delay process of IEEE 802.15.4 CSMA-CA algorithm is explained. The characteristics of random number generator, timer, and CCA register included in the single chip are described with their control procedure in order to implement the process. A concurrent backoff delay process to evaluate multiple IEEE 802.15.4 channels is proposed, and a method to service the associated tasks at sequentially ordered backoff delay events occurring on the channels is explained. For the implementation of the concurrent backoff delay process on a single chip IEEE 802.15.4 hardware, the elements for the single channel backoff delay process and their control procedure are used to be extended to multiple channels with little modification. The medium access delay on each channel, which is available after execution of the concurrent backoff delay process, is displayed on the LCD of an IEEE 802.15.4 channel analyzer. The experimental results show that we can easily identify the interference on IEEE 802.15.4 channels caused by WiFi traffics in comparison with the way displaying measured channel powers. |