Mobile QR Code QR CODE

※ The user interface design of www.ieiespc.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2021-04 (Vol.10 No.02)
  4. 10.5573/IEIESPC.2021.10.2.167
XML PDF INFO REF

REFERENCES

1 
Jagannathan S., et al. , Dec. 2011, Single-Event Tolerant Flip-Flop Design in 40-nm Bulk CMOS Technology, IEEE Transactions on Nuclear Science, Vol. 58, No. 6, pp. 3033-3037DOI
2 
Aketi S. A., Mekie J., Shah H., 2018, Single-Error Hardened and Multiple-Error Tolerant Guarded Dual Modular Redundancy Technique, 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID), pp. 250-255DOI
3 
Perez R., 2016, Analysis and simulations of space radiation induced single event transients, 2016 ESA Workshop on Aerospace EMC (Aerospace EMC), pp. 1-6DOI
4 
Li Y.-Q., et al. , Jun 2017, A Quatro-Based 65-nm Flip-Flop Circuit for Soft-Error Resilience, IEEE Transactions on Nuclear Science, Vol. 64, No. 6, pp. 1554-1561DOI
5 
Ro D., Min C., Kang M., Chang I. J., Lee H.-M., Jan. 2020, A Radiation-Hardened SAR ADC with Delay-Based Dual Feedback Flip-Flops for Sensor Readout Systems, MDPI Sensors, Vol. 20, No. 1DOI
6 
Trang Dang L. D., Kim J. S., Chang I. J., Sept. 2017, We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance, IEEE Transactions on Nuclear Science, Vol. 64, No. 9, pp. 2489-2496DOI
7 
Yamamoto Y., Namba K., 2018, Construction of Latch Design with Complete Double Node Upset Tolerant Capability Using C-Element, 2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 1-6DOI
8 
Li H., Xiao L., Li J., Liu H., 2019, Novel High-Performance and Cost Effective Soft Error Hardened Flip-Flop Design for Nanoscale CMOS Technology, 2019 IEEE 13th International Conference on ASIC (ASICON), pp. 1-4DOI
9 
Gupta S., Mekie J., 2019, Soft Error Resilient and Energy Efficient Dual Modular TSPC Flip-Flop, 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID), pp. 341-346DOI
10 
Mavis D. G., Eaton P. H., 2007, SEU and SET Modeling and Mitigation in Deep Submicron Technologies, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual, pp. 293-305DOI
11 
Wrobel F., Dilillo L., Touboul A. D., Pouget V., Saigné F., Aug 2014, Determining Realistic Parameters for the Double Exponential Law that Models Transient Current Pulses, IEEE Transactions on Nuclear Science, Vol. 61, No. 4, pp. 1813-1818DOI