Mobile QR Code QR CODE

※ The user interface design of www.ieiespc.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2022-12 (Vol.11 No.06)
  4. 10.5573/IEIESPC.2022.11.6.462
XML PDF INFO REF

REFERENCES

1 
Salib A., Flanagan M. F., Cardiff B., Oct. 2020, Time-Skew Estimation for Random Sampling Sequence Time-Interleaved ADCs, IEEE Trans. Circuits Syst. Ⅱ, Exp. Briefs, Vol. 67, No. 10, pp. 1809-1813DOI
2 
Ta V. T., Thi Y. H., Duc H. L., Hoang V. P., 2018, Fully Digital Background Calibration Technique for Channel Mismatches in TIADCs, in proc. NAFOSTED Conference on Information and Computer Science (NICS), pp. 270-275DOI
3 
Li X., Sun R., Chen H., Deng H., Mar. 2019, Timing mismatch calibration algorithm based on derivative multiplication for TIADC, Microelectronics, Vol. 49, pp. 378-384URL
4 
Duc H. L., Nguyen D.M., Jabbour C., Graba T., Desgreys P., Jamin O., Nguyen V.T., Jan. 2016, All-digital calibration of timing skews for TIADCs using the polyphase decomposition, IEEE Trans. Circuits Syst. Ⅱ, Exp. Briefs, Vol. 63, No. 1, pp. 99-103DOI
5 
Zhou Y., Xu B., Chiu Y., Aug. 2019, A 12-b 1-GS/s 31.5-mW Time-Interleaved SAR ADC With Analog HPF-Assisted Skew Calibration and Randomly Sampling Reference ADC, in IEEE Journal of Solid-State Circuits, Vol. 54, No. 8, pp. 2207-2218DOI
6 
Jamal S. M., Fu D., Hurst P. J., Lewis S.H., Feb. 2002, A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration, IEEE J Solid State Circuits, Vol. 1, pp. 172-457DOI
7 
Matsuno J., Yamaji T., Furuta M., Itakura T., May. 2013, All-digital background calibration technique for time-interleaved ADC using pseudo aliasing signal, IEEE Trans. Circuits Syst. Ⅰ, Reg. Papers, Vol. 60, No. 5, pp. 1113-1121DOI
8 
Qiu Y., Liu Y. J., Zhou J., Zhang G., Chen D., Du N., Aug. 2018, All-digital blind background calibration technique for any channel time-interleaved ADC, IEEE Trans. Circuits Syst. Ⅰ, Reg. Papers, Vol. 65, No. 8, pp. 2503-2514DOI
9 
Qiu Y., Liu Y.J., He X., Xie N., Liu Y., Apr. 2019, An Adaptive Blind Calibration Technique for Frequency Response Mismatches in M-Channel Time-Interleaved ADCs, IEEE Trans. Circuits Syst. Ⅱ, Exp. Briefs, Vol. 66, No. 4, pp. 702-706DOI
10 
YU J Y, LI Y., 2009, An efficient digital down converter architecture for wide band radar receiver[C], IET International on Radar c, pp. 1-4URL
11 
HU G SH. , 2004, Modern signal processing[M], Beijing: Tsinghua University Press, Vol. 11, pp. 132-141URL
12 
PETROWSKI M, CHESTER D B, YOUNG W R., 1993, Single Chip Digital Down Converter Architecture[C], IEEE International Conference on Acoustics, Speech, and Signal Processing, Vol. 1, pp. 349-352DOI
13 
PETROWSKI M, CHESTER D B, YOUNG W R., 1993, Single Chip Digital Down Converter Architecture[C], IEEE International Conference on Acoustics, Speech, and Signal Processing, Vol. 1, pp. 349-352DOI
14 
BAI F M, LV X L, YAN F., 2010, Programming design of Digital-Down Converter based on software radio[C], Second Pacific-Asia Conference on Circuits, Communications and System (PACCS), Vol. 1, pp. 351-354DOI
15 
MATTHEW T H, WASFY B M, ACHILLEAS G K., 2009, Wideband Digital Downconverters for Synthetic Instrumentation[J], IEEE Transactions on Instrumentation and Measurement, Vol. 58, pp. 263-269DOI
16 
GUO L P, TIAN SH L, et al. , 2012, Study of NCO realization in parallel digital down conversion[J], Chinese Journal of Scientific Instrument, Vol. 33, No. 5, pp. 997-1004URL
17 
HARRIS F, DICK C, RICE M., 2003, Digital receivers and transmitters using Polyphase filter banks for wireless communication [J], IEEE Transactions on Microwave Theory and Techniques, Vol. 51, No. 4, pp. 1395-1412DOI
18 
Chang Y J, Cheng Y C, Liao S C, et al. , 2020, A Low Power Radix-4 Booth Multiplier with Pre-Encoded Mechanism[J], IEEE Access, Vol. 99, pp. 1-1DOI
19 
Asif S, Kong Y., 2015, Performance analysis of Wallace and radix-4 Booth-Wallace multipliers[C], Electronic System Level Synthesis Conference. IEEEURL
20 
Rahnamaei A, Fatin G Z., 2018, High Speed 16${\times}$16bit Booth Multiplier Based on Novel 4-2 Compressor Structure[C], International Conference on Advanced Research in Engineering Sciences. IEEEDOI
21 
Cheng Peiqing. , 2013, Digital Signal Processing Tutorial [M], Beijing: Tsinghua University PressURL
22 
Duc H. L., Thi K. P. D., Van P. H., Duc M. N., Nov. 2019, All-Digital Background Calibration of Gain and Timing Mismatches in Time-Interleaved ADCs Using Adaptive Noise Canceller, AEU, Vol. 114, No. 6, pp. 152999DOI