Nguyen Duy Thanh, Je Hyeonseung, Nguyen Tuan Nghia, Ryu Soojung, Lee Kyujoong, Lee Hyuk-Jae, ShortcutFusion: From Tensorflow to FPGA-based accelerator with reuse-aware memory allocation for shortcut data, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 69, No. 6, pp. 2477-2489

Yadav Satya Prakash., 2020, Vision-based detection, tracking, classification of vehicles., IEIE Transactions on Smart Processing & Computing, Vol. 9, No. 6, pp. 427-434

Zhang Haijun, et al. , 2019:, Toward new retail: A benchmark dataset for smart unmanned vending machines, IEEE Transactions on Industrial informatics, Vol. 16, No. 12, pp. 7722-7731

Choi Jiwoong, et al. , 2022, Efficient Object Detection Acceleration Methods for Autonomous-driving Embedded Platforms, IEIE Transactions on Smart Processing & Computing, Vol. 11, No. 4, pp. 255-261

Redmon Joseph., Farhadi Ali., 2018, YOLOv3: An incremental improvement, arXiv preprint arXiv: 1804.02767

Tan Mingxing., Le Quoc V., 2019, EfficientNet: Rethinking model scaling for convolutional neural networks, In Proceedings of International Conference on Machine Learning (ICML)

Nguyen Duy Thanh, et al. , 2019, A high-throughput and power-efficient FPGA implementation of YOLO CNN for object detection, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 27, No. 8, pp. 1861-1873.

Nguyen Duy Thanh., Kim Hyun., Lee Hyuk-Jae., 2020, Layer-specific optimization for mixed data flow with mixed precision in FPGA design for CNN-based object detectors, IEEE Transactions on Circuits and Systems for Video Technology, Vol. 31, No. 6, pp. 2450-2464

Zhang Xiaofan, et al. , 2018, DNNBuilder: An automated tool for building high-performance DNN hardware accelerators for FPGAs, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE

Dave Shail, et al. , 2019, Dmazerunner: Executing perfectly nested loops on dataflow accelerators, ACM Transactions on Embedded Computing Systems (TECS), Vol. 18, No. 5s, pp. 1-27

Lai Liangzhen, Suda Naveen, Chandra Vikas, 2018, CMSIS-NN: Efficient neural network kernels for arm cortex-m cpus, arXiv preprint arXiv:1801. 06601

Chen Yu-Hsin, et al. , 2016, Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks, IEEE journal of solid-state circuits, Vol. 52, No. 1, pp. 127-138

Kung H., 1980, Algorithms for VLSI processor arrays, Introduction to VLSI systems, pp. 271-292

Bai Lin, Zhao Yiming, Huang Xinming, 2018, A CNN accelerator on FPGA using depthwise separable convolution, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 65, No. 10, pp. 1415-1419

Ma Yufei, et al., 2016, Scalable and modularized RTL compilation of convolutional neural networks onto FPGA, 2016 26th international conference on field programmable logic and applications (FPL). IEEE