• 대한전기학회
Mobile QR Code QR CODE : The Transactions of the Korean Institute of Electrical Engineers
  • COPE
  • kcse
  • 한국과학기술단체총연합회
  • 한국학술지인용색인
  • Scopus
  • crossref
  • orcid
The Transactions of the Korean Institute of Electrical Engineers

The Transactions of the Korean Institute of Electrical Engineers

ISO Journal TitleTrans. Korean. Inst. Elect. Eng.
SCImago Journal & Country Rank

Journal Search

  1. Home
  2. Archive
  3. 2024-08 (Vol.73 No.08)
  4. 10.5370/KIEE.2024.73.8.1339
XML PDF INFO REF

References

1 
T. Kimoto, and J. A. Cooper, Fundamentals of Silicon Carbide Technology, Growth, Characterization, Devices, and Applications, pp. 1‑3, 2014.URL
2 
T. Nakamura, Y. Nakano, M. Aketa, R. Nakamura, S. Mitani, H. Sakairi, and Y. Yokotsuji, “High Performance SiC Trench Devices with Ultra‑low Ron,” IEEE International Electron Devices Meeting, vol. 11, no. 2, pp. 26.5.1‑26.5.3, 2011.DOI
3 
S. Chowdhury, Z. Stum, Z. Li, K. Ueno, and T. P. Chow, “Comparison of 600 V Si, SiC and GaN power devices,” Materials Science Forum, vol. 778‑780, pp. 971‑974, 2014.URL
4 
Z. Li, J. Wang, B. Ji, and Z. J. Shen, “Power Loss Model and Device Sizing Optimization of Si/SiC Hybrid Switches,” IEEE Transactions on Power Electronics, vol. 35, no. 8, pp. 8512‑8523, 2020.DOI
5 
L. Wu, J. Qin, M. Saeedifard, O. Wasynczuk, and K. Shenai, “Efficiency Evaluation of the Modular Multilevel Converter Based on Si and SiC Switching Devices for Medium/High‑Voltage Applications,“ IEEE Transactions on Electron Devices, vol. 62, no. 2, pp. 286‑293, 2015.DOI
6 
S. Kyoung, Y. ‑S. Hong, M. ‑H. Lee, and T. ‑J. Nam, “Designing 4H‑SiC P‑shielding Trench gate MOSFET to optimize on‑off electrical characteristics,” Solid State Electronics, vol. 140, pp. 23‑28, 2018.DOI
7 
L. Chen, O. J. Guy, M. R. Jennings, P. Igic, S. P. Wilks, and P. A. Mawby, “Study of 4H‑SiC Trench MOSFET structures,” Solid State Electronics, vol. 49, no. 7, pp. 1081‒1085, 2005.DOI
8 
X. Luo, T. Liao, J. Wei, J. Fang, F. Yang, and B. Zhang, “A novel 4H‑SiC trench MOSFET with double shielding structures and ultralow gate‑drain charge,” Journal of Semiconductors, vol. 40, no. 5, pp. 052803, 2019.DOI
9 
J. Wei, S. Liu, L. Yang, L. Tang, R, Lou, J. Fang, S. Li, C. Zhang, and W. Sun, “Investigations on the Degradations of Double‑Trench SiC Power MOSFETs Under Repetitive Avalanche Stress,” IEEE Transactions on Electron Devices, vol. 66, no. 1, pp. 546‑552, 2019.DOI
10 
X. Li, X. Tong, R. Hu, Y. Wen, H. Zhu, X. Deng, Y. Sun, W. Chen, S. Bai, and B. Zhang, “Failure Mechanism of Avalanche Condition for 1200‑V Double Trench SiC MOSFET,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 2, pp. 2147‑2154, 2021.DOI
11 
H. Fu, J. Wei, Z. Wei, S. Liu, L. Ni, Z. Yang, and W. Sun, “Quasisaturation Effect and Optimization for 4H‑SiC Trench MOSFET With P+ Shielding Region,” IEEE Transactions On Electron Devices, vol. 68, no. 9, pp. 4550‑4556, 2021.DOI
12 
D. Bharti, and A. Islam, “Optimization of SiC UMOSFET Structure for Improvement of Breakdown Voltage and ON‑Resistance,” IEEE Transactions On Electron Devices, vol. 65, no. 2, pp. 615‑621, 2018.DOI
13 
D. Peter, T. Basler, B. Zippelius, T. Aichinger, W. Bergner, R. Estecve, D. Kueck, and R. Siemieniec, “The new Cool Trench MOSFET Technology for Low Gate Oxide Stress and High Performance,” Power Conversion Intelligent Motion Europe, pp. 168‑174, 2017.URL
14 
Y. Wang, K. Tian, Y. Hao, C. ‑H. Yu, and Y. ‑J. Liu, “An Optimized Structure of 4H‑SiC U‑Shaped Trench Gate MOSFET,” IEEE Transactions On Electron Devices, vol. 62, no. 9, pp. 2774‑2778, 2015.DOI
15 
O. Seok, M. ‑W. Ha, I. H. Kang, H. W. Kim, D. Y. Kim, and W. Bahug, “Effects of Trench Profile and Self‑aligned Ion Implantation on Electrical Characteristics of 1.2 kV 4H‑SiC Trench MOSFETs Using Bottom Protection P‑well,” Japanese Journal of Applied Physics, vol. 57, no. 6S1, pp. 06HC07, 2018.DOI
16 
J. ‑H. Jeong, O. Seok, and H. ‑J. Lee, “Analysis of Electrical Characteristics in 4H‑SiC Trench‑Gate MOSFETs with Grounded Bottom Protection P‑well Using Analytical Modeling,” Applied Sciences, vol. 11, no. 24, pp. 2075, 2021.DOI
17 
O. Seok, I. H. Kang, J. H. Moon, M. ‑W. Ha, and W. Bahng, “Double P‒base Structure for 1.2‒kV SiC Trench MOSFETs with the Suppression of Electric‒Field Crowding at Gate Oxide,” Microelectronic Engineering, vol. 225, pp. 111280, 2020.DOI
18 
S. Harada, M. Kato, T. Kojima, K. Ariyoshi, Y. Tanaka, and H. Okumura, “Determination of Optimum Structure of 4H‒SiC Trench MOSFET,” International Symposium on Power Semiconductor Devices and ICs, pp. 253‒256, 2012.DOI
19 
H. Jiang, J. Wei, X. Dai, M. Ke, I. Deviny, and P. Mawby, “SiC Trench MOSFET with Shielded Fin‑Shaped Gate to Reduce Oxide Field and Switching Loss,” IEEE Electron Device Letters, vol. 37, no. 10, pp. 1324‑1327, 2016.DOI
20 
J. An, and S. Hu “SiC trench MOSFET with Heterojunction Diode for Low Switching Loss and High Short‒circuit Capability,” IET Power Electronics, vol. 12, no. 8, pp. 1851‒2153, 2019.DOI