Herzel F., Razavi B., Jan. 1999, A study of oscillator jitter due to supply and substrate noise, IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing

Jeong D.K., et al. , Apr. 1987, Design of PLL-based clock generation circuits, IEEE J. Solid-State Circuits

Razavi B., May. 1997, Challenges in the design of frequency synthesizers for wireless applications, Proceedings of CICC 97-Custom Integrated Circuits Conference, CA, USA, pp. 395-402

Hung C., O K.K., Aug. 2002, A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop, IEEE J. Solid-State Circuits

Pellerano S., et al. , Feb. 2004, A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider, IEEE J. Solid-State Circuits

Wilson W.B., et al. , Oct. 2000, A CMOS self-calibrating frequency synthesizer, IEEE J. Solid-State Circuits

Choi J., et al. , Apr. 2012, A spur suppression technique using an edge-interpolator for a charge-pump PLL, IEEE Trans. Very Large Scale Integration (VLSI) Systems

Chen P., Cheng C., Apr. 2014, A fractional pseudo random binary sequence for spur reduction in flying-adder frequency synthesizer, 2014 International Conference on Information Science, Electronics and Electrical Engineering, pp. 241-244

Liang C., et al. , Jul 2007, Spur-suppression techniques for frequency synthesizers, IEEE Trans. Circuits and Systems II: Express Briefs

Caro D. D., Jan 2013, Glitch-free NAND-based digitally-controlled delay-lines, IEEE Trans. Very Large Scale Integration (VLSI) Systems

Han M., Kim Y., May. 2018, Unpredictable 16 bits LFSR-based true random number generator, in Proc. 2017 International SoC Design Conf.