Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. JSTS 2019-12(Vol.19 No.06)
XML PDF INFO REF
Title [REGULAR PAPER] A Low-power Extended-counting Delta-sigma ADC for CMOS Image Sensors
Authors Woo-Tae Kim;Byung-geun Lee
DOI https://doi.org/10.5573/JSTS.2019.19.6.594
Page pp.594-599
ISSN 1598-1657
Keywords Analog to digital converter; incremental delta sigma ADC; extended counting; self-biased amplifier; amplifier sharing; CMOS image sensor
Abstract This paper presents an incremental delta sigma analog to digital converter (ADC) using an extended counting technique for CMOS image sensors. A modified extended counting method is proposed to reduce the over sampling ratio (OSR) and consequently increase conversion speed without increasing the hardware complexity. To further reduce the chip size and power consumption, a self-biased amplifier is shared between the adjacent stages of the delta-sigma modulator. The proposed ADC is fabricated in a 0.18-μm CMOS image sensor process and occupies 0.0026 mm2. It achieves 65 dB of signal noise and distortion ratio (SNDR) for a signal bandwidth of 156.25 kHz with a 20 MHz operating clock and consumes 45 μW from a 1.8 V power supply. The measured differential nonlinearity (DNL) and integral nonlinearity (INL) are +0.49 / ?0.22 and +0.61 / ?0.64 LSB (least significant byte), respectively.