Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. JSTS 2021-04(Vol.21 No.02)
XML PDF INFO REF
Title Body-biasing-based Latch Offset Cancellation Sensing Circuit for Deep Submicrometer STT-MRAM
Authors (Taehui Na)
DOI https://doi.org/10.5573/JSTS.2021.21.2.126
Page pp.126-133
ISSN 1598-1657
Keywords Body-biasing; latch offset cancellation; positive feedback; sensing circuit; resistive device; spin-transfer-torque magnetoresistive random access memory (STT-MRAM).
Abstract Even though spin-transfer-torque magnetoresistive random access memory (STT-MRAM) is considered to be a leading candidate for next generation memory, designing a sensing circuit (SC) that achieves sufficient read yield is challenging because of the increased process variation, decreased read current (Iread), and small tunnel magneto-resistance (TMR) ratio. In this paper, a novel body-biasing-based latch offset cancellation SC (BBLOC-SC) that is capable of canceling the offset voltage caused by the latch sense amplifier is proposed. Monte Carlo HSPICE simulation results using industry-compatible 28-nm model parameters show that the proposed BBLOC-SC achieves a much higher read yield compared to the state-of-the-art SCs, regardless of TMR and Iread.