| Title |
Implementation and Performance Analysis of Elliptic Curve Cryptography using an Efficient Multiplier |
| Authors |
(Renita J.) ; (Edna Elizabeth N.) ; (Nandhini Asokan) |
| DOI |
https://doi.org/10.5573/JSTS.2022.22.2.53 |
| Keywords |
Elliptic curve cryptography; Karatsuba; Vedic; multipliers; National Institute of Standards and Technology |
| Abstract |
In Elliptic Curve Cryptography (ECC), modular multiplication in a finite field is a resource-consuming operation. The design of an efficient multiplier for ECC implementation in FPGA is an ever-evolving research problem. In this paper, we provide an efficient implementation of ECC for GF (2233) in FPGA. We propose a hybrid Karatsuba multiplier which is found to be occupying lesser slices compared to other optimized Karatsuba multiplier in [1]. This, in turn, amends the efficiency of the ECC processor in the FPGA platform. The proposed processor is implemented in ZedBoard containing Xilinx XC7Z020-1CLG484C Zynq-7000 AP SoC. In comparison with other similar works, the implementation results of ECC show consequential competitiveness in hardware efficiency and we obtain an efficient multiplier and ECC processor realized in FPGA. From the application point of view, ZedBoard has an ARM Processor and hence this can be utilized in vehicle On-Board Units (OBU) because of its lightweight properties. |