| Title |
A Simple Timing-skew Calibration using Flip-flops for Time-interleaved ADCs |
| Authors |
(Ji-Hun Lim) ; (Sang-Gyu Park) |
| DOI |
https://doi.org/10.5573/JSTS.2023.23.2.89 |
| Keywords |
Time-interleaved; SAR ADC; timing-skew calibration |
| Abstract |
This paper presents a simple timing-skew calibration circuit for time-interleaved ADCs. At the core of the skew calibration scheme lies a pair of D flip-flops to detect the sign of the relative timing between a channel clock and the reference clocks. The D flip-flops form a latch structure to detect the sign of timing skew. The detected sign of the timing skew is accumulated by counters and used to control shunt-capacitor-inverter variable delay lines to adjust the timing of the channel clocks. Although this scheme cannot remove the skew from mismatches after the timing comparison point, it should be able to reduce the bulk of the timing skew. The performance of the calibration circuit implemented using a 28 nm CMOS technology was verified by post-layout simulations. |