Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. JSTS 2023-06(Vol.23 No.03)
XML PDF INFO REF
Title A Resolution Reconfigurable Hybrid ADC with Register-switching Method for Bio-signal Processing
Authors (Min-Seong Kang) ; (Kwang Sub Yoon)
DOI https://doi.org/10.5573/JSTS.2023.23.3.176
Page pp.176-182
ISSN 1598-1657
Keywords Reconfigurable; hybrid; SAR; single slope; ADC
Abstract This paper presents a low-power, high-resolution hybrid CMOS ADC with a reconfigurable architecture for bio-signal processing. The hybrid architecture of the proposed ADC contains two exclusive substructures, namely successive approximation register (SAR) structure for the 8-bit most significant bit (MSB) and single-slope (SS) structure for the reconfigurable least significant bit (LSB). Reconfigurability is implemented via the SS block, which includes a 10-clock counter, reconfigurable binary counter, SS control circuit, and Done generator circuit The ADC was implemented in a standard CMOS n-well 28-nm 1-poly 8-metal process. The measurement results demonstrate a power consumption of 14.5 μW (analog and digital power of 4.2 μW and 10.3 μW, respectively), effective number of bits (ENOB) of 12.4 bit, DNL/INL of ±0.96 LSB and ±0.92 LSB, and figure of merit (FoM) of 99.1 fJ/step.