Go Seoyeon1
Lee Won Jae2
Cho Seongjae1,2,*
-
(Graduate School of IT Convergence Engineering, Gachon University, Seongnam-si, Gyeonggi-do
13120, Korea)
-
(Department of Electronics Engineering, Gachon University, Seongnamsi, Gyeonggi-do
13120, Korea)
Copyright © The Institute of Electronics and Information Engineers(IEIE)
Index Terms
DC compact model, TFET, devicecircuit co-optimization, device simulation, circuit simulation, HSPICE, circuit design
I. INTRODUCTION
Metal-oxide-semiconductor field-effect transistor (MOSFET) has the lower limit in
subthreshold swing ($\textit{S}$) by the thermionic emission, which is 60 mV/dec.
Tunneling field-effect transistor (TFET) has been widely studied owing to its steep
switching characteristics with $\textit{S}$ smaller than the lower being operated
by band-to-band tunneling, which presents the strong low-power operation capability
[1-6]. Also, TFET shows a very low off-state current since the tunneling distance between
the source valence band, and the drain conduction band becomes effectively long when
the device is turned off. A weak point of TFET can be ambipolar current. For an $\textit{n}$-type
TFET, when the gate voltage ($\textit{V}$$_{\mathrm{GS}}$) is swept in the negative
direction above a certain bias, there can be an undesirable current increase which
is mainly due to the band-to-band tunneling through the drain-channel junction and
can be interpreted as an unintended $\textit{p}$-type TFET operation. There has been
effort to minimize the ambipolar current by either gate-drain underlap or doping profile
control over the channel and drain [7,8]. TFET device can be simulated and optimally designed by technology computer-aided
design (TCAD) simulation but its performance evaluation in the circuit design has
not been effectively carried out due to the absence of a highly reliable circuit model
of TFET. Although several models have been reported in the previous literature, some
of them are too much simplified and some are excessively complicated without assuring
high accuracy based on physical modeling [9-17].
In this work, a simple and accurate SPICE model of TFET which can be utilized in the
circuit simulation has been developed. Series of device simulations are performed
to prepare the current characteristics of TFET, and then, a compact model applicable
in the circuit design by HSPICE simulation is built based on the characteristics.
The equations for transfer and output characteristics are not just the fitting results
by arbitrary functions but are from the physics-based modeling. The model complexity
and accuracy are iteratively balanced to provide a highly practical and reliable compact
model. Furthermore, particular effort has been made to reflect the ambipolar current
in the negative operation region for more realistic circuit design, where accurate
power consumptions can be calculated in the higher level digital and analog designs.
II. DEVICE STRUCTURE AND PHYSICS
1. Device Simulation Strategies
Fig. 1. Schematic of the simulated TFET device structure. Aerial view (left) and cross-sectional
view (right).
An all-Si, i.e., Si homojunction two-dimensional (2-D) silicon-on-insulator (SOI)
TFET is designed for higher universality, as schematically shown in Fig.1, which provides the current characteristics under various bias conditions that an
actually fabricated device might have provided. For higher accuracy of device simulation
results, multiple models including concentration-dependent generation-recombination
model, bandgap narrowing model, Fermi-Dirac statistics model are simultaneously activated
with performing the non-local band-to-band tunneling calculation [18].
In order to increase gate controllability, a high-${\kappa}$ dielectric of HfO$_{2}$
with a thickness of 3 nm is employed as the gate dielectric. The physical thickness
of 3 nm is translated to an equivalent oxide thickness (EOT) of 0.56 nm which is suggested
by the most recent technology roadmap for achieving within near years [19]. The channel length and thickness are 150 nm and 50 nm, respectively. The source
junction is degenerately doped with $\textit{p}$-type 2${\times}$10$^{20}$ cm$^{-3}$,
which bends the band between source and channel for lowering the gate voltage for
current on-set. The channel region and drain junctions are doped with $\textit{n}$-type
10$^{17}$ cm$^{-3}$ and $\textit{n}$-type 5${\times}$10$^{18}$ cm$^{-3}$, respectively,
for suppressing the band-to-band tunneling at the drain side.
2. Mathematical Formalism with Bias Dependency
Fig. 2. Energy-band diagrams for a degenerately doped \textit{pn} homojunction with
(a) zero bias, (b) reverse bias.
Figs.2(a) and (b) schematically show a homojunction with degenerately doped $\textit{n}$- and $\textit{p}$-type
regions under zero and reverse bias conditions, respectively. Here, $\textit{E}$$_{\mathrm{Fl}}$
and $\textit{E}$$_{\mathrm{Fr}}$ are the Fermi levels on the left- and right-side
regions, respectively. Also, $\textit{E}$$_{\mathrm{cn}}$ and $\textit{E}$$_{\mathrm{vp}}$
are the conduction band minimum in the $\textit{n}$-type region and the valence band
maximum in the $\textit{p}$-type region, respectively. The equation for band-to-band
tunneling current can be expressed as Eq.(1) in consideration of the effects of two-dimensional (2-D) density of states (DOS)
[20].
Here, $\textit{m}$$_{\mathrm{r}}$ is the reduced effective mass, and for Si, $\textit{m}$$_{r}$
= (1/$\textit{m}$$_{e}$$^{\mathrm{*}}$ + 1/$\textit{m}$$_{h}$$^{\mathrm{*}}$)$^{-1}$
= 0.203 $\textit{m}$$_{0}$. $\textit{f}$$_{\mathrm{l}}$ and $\textit{f}$$_{\mathrm{r}}$
are the Fermi-Dirac distribution functions on the left- and right-side regions in
Fig.2(a) and (b), and expressed as Eq. (2,3).
$\textit{T}$$_{\mathrm{WKB}}$ is the tunneling probability calculated by the Wentzel-Kramer-Brillouin
(WKB) approximation and is expressed as Eq.(4):
$\textit{E}$$_{\mathrm{g}}$ is the energy bandgap of the given material and $\textit{F}$
is the maximum electric field across the junction. $\bar{E}=q F \hbar / 2\left(2 m_{r}
E_{g}\right)^{1 / 2}$ is the expected difference in energies that a quantum particle
with an effective mass $\textit{m}$$_{\mathrm{r}}$ has on the left and the right sides
of the tunneling junction under the maximum electric field $\textit{F}$. $\textit{E}$$_{x}$
and $\textit{E}$$_{y}$ in Eqs.(1) and (4)are the longitudinal and the transverse electron energies, respectively. Eq.(1) can be further proceeded to Eq.(5):
Plugging Eq.(2) through (4)into Eq.(5) and performing the multi-variable integration lead to Eq.(6) below [21]:
The natural logarithm in Eq.(6) can be substituted with Eqs.(7) and (8)obtained by the implications from Fig.2(a) and (b), which leads to the current density in Eqs.(6) and (9)[22].
From the fact that the maximum electric field $\textit{F}$ is determined both by vertical
and lateral electric fields induced by $\textit{V}$$_{\mathrm{GS}}$ and drain voltage
($\textit{V}$$_{\mathrm{DS}}$), Eq.(9) can be expressed as a function of terminal voltages as in Eq.(10):
Here, $\textit{f}$ is an exponential function with a unity coefficient and $\textit{a}$
and $\textit{b}$ are constants. These additional correction factors are determined
while performing the fitting of the output characteristics of the designed TFET, which
will be clearly demonstrated in the following section.
III. CORRECTIONS FOR HIGHER ACCURACY
1. Refinement of the Field-related Coefficients
2-D TCAD device simulations have been performed to investigate the electric field
across the tunneling junction and its dependence on $\textit{V}$$_{\mathrm{GS}}$ and
$\textit{V}$$_{\mathrm{DS}}$. Fig.3(a) shows the electric field at the source-channel junction as a function of location
at different $\textit{V}$$_{\mathrm{GS}}$ values at $\textit{V}$$_{\mathrm{DS}}$ =
1 V. Fig.3(b) plots the maximum electric field $\textit{F}$ extracted from the results in Fig.3(a) as a function of $\textit{V}$$_{\mathrm{GS}}$ at $\textit{V}$$_{\mathrm{DS}}$ = 1
V. In the physical sense, it is presumed that $\textit{F}$ can be formulated as a
sum of three components as expressed in Eq.(11).
Here, $\textit{F}$$_{0}$ is the built-in electric field across the tunneling junction
defined as the electric field induced by the built-in potential at zero bias. $\textit{F}$$_{\mathrm{VGS}}$
and $\textit{F}$$_{\mathrm{VDS}}$ are the electric fields induced when gate and drain
biases are imposed. It should be noted that $\textit{F}$$_{\mathrm{VGS}}$ and $\textit{F}$$_{\mathrm{VDS}}$
have been schemed to be functions of both $\textit{V}$$_{\mathrm{GS}}$ and $\textit{V}$$_{\mathrm{DS}}$
at the same time in this work. Based on the device simulation results, it is found
that $\textit{F}$$_{\mathrm{VGS}}$ can be expressed by Eq.(12) and supplemented by Eqs.(13) and (14). The coefficients employed in the following refinement procedures are tabularized
as below.
Fig. 3. Electric fields. (a) Electric fields as a function of location at the source-channel
junction at different $\textit{V}$$_{\mathrm{GS}}$ values ($\textit{V}$$_{\mathrm{DS}}$
= 1~V). (b) Maximum electric fields as a function of $\textit{V}$$_{\mathrm{GS}}$
at different $\textit{V}$$_{\mathrm{DS}}$’.
Table 1. Coefficient functions for refining the electric field.
Coefficient
|
Type
|
Unit
|
Variable
|
$A_0$
|
Function
|
cm$^{-1}$
|
$V_{DS}$
|
$A_1$
|
Function
|
V/cm
|
$V_{DS}$
|
$B_0$
|
Function
|
V/cm
|
$V_{GS}$
|
$B_1$
|
Function
|
V/cm
|
$V_{GS}$
|
$T_0$
|
Function
|
V
|
$V_{GS}$
|
The coefficient functions $\textit{A}$$_{0}$ and $\textit{A}$$_{1}$ are dependent
on $\textit{V}$$_{\mathrm{DS}}$ solely as shown in
Table 1 and it is explicit that $\textit{F}$$_{\mathrm{VGS}}$ is a linear function of $\textit{V}$$_{\mathrm{GS}}$
under a given $\textit{V}$$_{\mathrm{DS}}$ condition.
Fig. 4. Electric fields. (a) Electric fields as a function of location at the source-channel
junction at different $\textit{V}$$_{\mathrm{DS}}$ values ($\textit{V}$$_{\mathrm{GS}}$
= 1~V). (b) Maximum electric fields as a function of $\textit{V}$$_{\mathrm{DS}}$
at different $\textit{V}$$_{\mathrm{GS}}$’.
$\textit{F}$$_{\mathrm{VDS}}$ is the $\textit{V}$$_{\mathrm{DS}}$-induced increment
in $\textit{F}$ and it is shown that $\textit{F}$$_{\mathrm{VDS}}$ increases monotonically
as $\textit{V}$$_{\mathrm{DS}}$ increases and is saturated eventually as demonstrated
in
Figs.4(a) and
(b) obtained by the device simulation results. The overall change in $\textit{F}$ by
$\textit{V}$$_{\mathrm{DS}}$ is much smaller than that by $\textit{V}$$_{\mathrm{GS}}$
(
Fig.3(b)) since most of the incremental $\textit{V}$$_{\mathrm{DS}}$ voltage drop takes place
across the relatively low-doped channel region and there is little change in $\textit{F}$
at the source-channel junction.
Fig. 5. $\textit{V}$$_{\mathrm{a}}$ as a function of $\textit{V}$$_{\mathrm{GS}}$
at different ${\gamma}$$_{0}$’s.
2. Correction of the Transfer Characteristics
$\textit{V}$$_{\mathrm{a}}$ is the applied voltage across the tunneling junction.
It is known that the band-tail effect causes $\textit{V}$$_{\mathrm{a}}$ to increase
exponentially as $\textit{V}$$_{\mathrm{GS}}$ increases [23,24]. Although the band-tail effects belong to non/low-crystalline materials, they can
be considered even in the crystalline one when the material is doped and the energy
bandgap narrowing takes place by the expansion of the allowed band having the newly
introduced energy states with asymptotical reduction in number. The coefficients used
for better description of the relation between $\textit{V}$$_{\mathrm{a}}$ and $\textit{V}$$_{\mathrm{GS}}$
are summarized in Table 2. Based on this idea, $\textit{V}$$_{\mathrm{a}}$ can be modeled as a function of
$\textit{V}$$_{\mathrm{GS}}$ as expressed in Eqs.(19) and (20)[25]:
Here, ${\gamma}$$_{0}$ determines the slope of the transfer curve in the subthreshold
region. As ${\gamma}$$_{0}$ increases, the slope gets steeper.
Fig.5depicts $\textit{V}$$_{\mathrm{a}}$ as a function of $\textit{V}$$_{\mathrm{GS}}$
at different ${\gamma}$$_{0}$ values, where other coefficients are arbitrarily plugged
for simple identification of $\textit{V}$$_{\mathrm{a}}$ dependence on $\textit{V}$$_{\mathrm{GS}}$,
${\gamma}$$_{0}$, and ${\gamma}$$_{1}$.
Table 2. Coefficient functions for more accurately identifying the relation between
voltages on gate and across the junction
Coefficient
|
Name
|
Type
|
Unit
|
$V_{th}$
|
Threshold voltage
|
Constant
|
V
|
$U$
|
Weighted potential
|
Function
|
V
|
$U_{0}$
|
Base potential
|
Constant
|
V
|
γ0
|
Weight
|
Variable
|
Unitless
|
γ1
|
offset
|
Constant
|
V
|
Fig. 6. Correction function $\textit{f}$ as a function of $\textit{V}$$_{\mathrm{DS}}$
(a) at different $\textit{k}$ values and (b) at different $\textit{x}$$_{\mathrm{c}}$
values.
3. Correction of the Output Characteristics
The output characteristics of a TFET are determined by the Fermi-Dirac distribution
of the filled states in the source junction and the empty states in the channel largely,
being calculated by the density of states [26]. However, the existing mathematical equation describing the output characteristics
does not show a good agreement in the high $\textit{V}$$_{\mathrm{DS}}$ region where
the drain current ($\textit{I}$$_{\mathrm{D}}$) is saturated [26].
Table 3. Coefficient functions for more accurate description of the output characteristics
of the TFET device
Coefficient
|
Name
|
Type
|
Unit
|
$f$
|
Curvature function
|
Function
(of $V_{GS}$ and $V_{DS}$)
|
Unitless
|
$k$
|
Steepness coefficient
|
Function
(of $V_{GS}$)
|
V$^{-1}$
|
$x_c$
|
Voltage Shift
|
Function
(of $V_{GS}$)
|
V
|
For higher accuracy in Eq.(10), with the consideration of number of states contributing to the tunneling rate, $\textit{f}$
can be further adjusted as a function of $\textit{V}$$_{\mathrm{DS}}$ and $\textit{V}$$_{\mathrm{GS}}$
as shown in Eq.(21) through (23).
The properties of the coefficients employed in Eq.(21) through (23)are summarized in Table 3. $\textit{f}$ is a hyperlinear function that is introduced to more accurately describe
the non-ohmic current conduction in the triode region, the steepness in current increase,
and the current saturation in the high $\textit{V}$$_{\mathrm{DS}}$ region. $\textit{f}$
in Eq.(21) is more specifically determined by coefficients $\textit{k}$ in Eq.(22) and $\textit{x}$$_{\mathrm{c}}$ in Eq.(23) which reflect the dependence on $\textit{V}$$_{\mathrm{GS}}$. The correction function
$\textit{f}$ as a function of $\textit{V}$$_{\mathrm{DS}}$ at different $\textit{k}$
values and different $\textit{x}$$_{\mathrm{c}}$ values are depicted in Figs.6(a) and (b), respectively.
4. Ambipolar Current Modeling
When $\textit{V}$$_{\mathrm{GS}}$ has an excessively large negative value, $\textit{I}$$_{\mathrm{D}}$
begins to increase again due to the band-to-band tunneling of valence electrons in
the channel into the conduction band of the drain junction. If the doping concentrations
in the channel and drain junction are properly adjusted, the ambipolar current can
be effectively suppressed. However, it is not possible to completely avoid the unwanted
leakage current in case that $\textit{V}$$_{\mathrm{GS}}$ is too much low [27,28], and the maximum $\textit{V}$$_{\mathrm{GS}}$ window where the band-to-band tunneling
is prohibited corresponds to the energy bandgap of the channel material theoretically.
This current in TFET is referred as ambipolar current and is neglected in many cases
although its presence is not perfectly avoidable. Thus, it would be a more accurate
compact model of a TFET if the ambipolar current is considered and the final model
is utilized in the circuit level simulation with higher accuracy and reality. Since
the underlying mechanism for the ambipolar current is same with that for the on-state
current, an equation for the band-to-band tunneling can be employed again in the compact
model equation [29]. On the other hand, unlike the current driving condition, the lateral electric field
tends to linearly increase with $\textit{V}$$_{\mathrm{DS}}$. The effective tunneling
width between source and channel, under the on-state bias condition, is mainly determined
by $\textit{V}$$_{\mathrm{GS}}$ with little effect by $\textit{V}$$_{\mathrm{DS}}$.
However, ambipolar current takes place neat the channel-drain junction so that $\textit{V}$$_{\mathrm{DS}}$
has an increased effect on the ambipolar current even at a given $\textit{V}$$_{\mathrm{GS}}$.
$\textit{V}$$_{\mathrm{a}}$ and $\textit{U}$ can be modified to reflect the ambipolar
current characteristics in the negative $\textit{V}$$_{\mathrm{GS}}$ region as shown
in Eq. (24,25) below:
As $\textit{V}$$_{\mathrm{GS}}$ goes to negative with larger magnitude, $\textit{I}$$_{\mathrm{D}}$
increases. As can be confirmed by Eqs.(24) and (25), ($\textit{V}$$_{\mathrm{DS}}$ - $\textit{V}$$_{\mathrm{DD}}$) has been newly introduced
in order to reflect the leftward transfer curve shift (only for the negative $\textit{V}$$_{\mathrm{GS}}$
part) with a smaller positive $\textit{V}$$_{\mathrm{DS}}$. When $\textit{V}$$_{\mathrm{DS}}$
is smaller than $\textit{V}$$_{\mathrm{DD}}$, the ambipolar current on-set $\textit{V}$$_{\mathrm{GS}}$
is shifted to the left by the amount of $\textit{V}$$_{\mathrm{DD}}$ - $\textit{V}$$_{\mathrm{DS}}$
from the original on-set $\textit{V}$$_{\mathrm{GS}}$ at $\textit{V}$$_{\mathrm{DS}}$
= $\textit{V}$$_{\mathrm{DD}}$. In the negative $\textit{V}$$_{\mathrm{GS}}$ region
where the ambipolar current becomes prominent, the incremental electric field induced
by $\textit{V}$$_{\mathrm{GS}}$ can be formulated with the same equation in Eq.(12) and the coefficient functions need to be corrected to Eqs.(26) and (27)as below:
Fig. 7. DC characteristics obtained by TCAD device simulation and modeling results.
(a) Transfer and (b) output characteristics.
Also, the incremental electric field induced by $\textit{V}$$_{\mathrm{DS}}$ and the
associated coefficient functions can be expressed in the forms in Eq.(28) through (30) as below:
The current density as a function of both $\textit{V}$$_{\mathrm{GS}}$ and $\textit{V}$$_{\mathrm{DS}}$
can be expressed back in the same form in Eq.(10).
IV. RESULTS AND DISCUSSION
Fig. 8. Transfer characteristics obtained in the HSPICE simulation with the developed
TFET compact model having higher completeness with the ambipolar current modeling
results.
Figs.7(a) and (b) demonstrate the transfer and the output curves of the designed TFET, in comparison
between the results from the TCAD device simulation and the modeling.
The reference in comparison has been obtained by the TCAD device simulation results
from the TFET device based on the SOI platform. The modeling results in Figs.7(a) and (b) have been obtained by the SPICE simulation. For obtaining the circuit simulation
results, the compact models have been prepared first by coding the corrected mathematical
equations and functions in III. 1 through 3 by Verilog-A, and then, transferred into
HSPICE [30,31]. The curves plotted in Figs.7(a) and (b) are the results after performing the correction in $\textit{f}$ as a function of
$\textit{V}$$_{\mathrm{GS}}$ and $\textit{V}$$_{\mathrm{DS}}$.
Fig.8shows the transfer curves of the TFET obtained from the HSPICE simulation results,
at $\textit{V}$$_{\mathrm{DS}}$ = 0.9 V and 1 V. $\textit{V}$$_{\mathrm{DD}}$ in Eqs.(24) and (25) is assumed to be 1 V and it is confirmed by the figure that the transfer curve in
the negative $\textit{V}$$_{\mathrm{GS}}$ region is shifted leftward for smaller positive
$\textit{V}$$_{\mathrm{DS}}$ as can be predicted by Eqs.(24) and (25). In the HSPICE simulation, the off-state current has been set to a constant, 1.65${\times}$10$^{-16}$
A/μm, which is transplanted from the TCAD device simulation results. It has been successfully
demonstrated that the developed TFET compact model provides a good agreement between
the current characteristics by TCAD device simulation and HSPICE circuit simulation
results: ambipolar and on-state currents in the transfer curves and the on-set voltages
and saturation currents in the output curves under various bias conditions.
V. CONCLUSIONS
In this work, a more accurate DC compact model for an SOI TFET has been developed.
The master equation has been more refined with coefficient functions of higher accuracy.
Verilog-A coding and running the compact model at an HSPICE have confirmed the high
accuracy of the developed model in comparison with the raw data, the TCAD physical
device simulation results. The accuracies have been found in both transfer and output
characteristics. In particular, the ambipolar current characteristics have been considered
in this work for higher practicability and reality in more complicated circuit designs
where even a tiny amount of power consumption should be considered.
ACKNOWLEDGMENTS
This work was supported by the National Research
Foundation of Korea (NRF) funded by the Korean
Ministry of Science and ICT (MSIT) through a Mid-
Career Researcher Program (NRF-2017R1A2B2011570)
and also supported by the Gachon University Research
Fund of 2019 (GCU-2019-0324).
REFERENCES
Ionescu A. M., Riel H., Nov 2011, Tunnel field-effect transistors as energy-efficient
electronic switches, Nature, Vol. 479, No. 7373, pp. 329-337
Datta S., Liu H., Narayanan V., May 2014, Tunnel FET technology: A reliability perspective,
Microelectron. Reliab., Vol. 54, No. 5, pp. 861-874
Esseni D., Pala M., Palestri P., Alper C., Rollo T., Jul 2017, A review of selected
topics in physics based modeling for tunnel field-effect transistors, Semicond. Sci.
Technol., Vol. 32, No. 8, pp. 083005-1-083005-27
Abdi D., Kumar M. J., May 2014, Controlling Ambipolar Current in Tunneling FETs Using
Overlapping Gate-on-Drain, IEEE J. Electron Devices Soc., Vol. 2, No. 6, pp. 187-190
Lee J., Lee R., Kim S., Park E., Kim H.-M., Lee K., Kim S., Park B.-G., Feb 2019,
Fabrication Methods for Nanowire Tunnel FET with Locally Concentrated Silicon-germanium
Channel, J. Semicond. Technol. Sci., Vol. 19, No. 1, pp. 18-23
Ji S., Kim H., Cho I. H., Jun 2018, Characteristics of Recess Structure Tunneling
Field Effect Transistor for High on Current Drivability, J. Semicond. Technol. Sci.,
Vol. 18, No. 3, pp. 360-366
Anghel C., Hraziia , Gupta A., Amara A., Vladimirescu A., Jun 2011, 30-nm Tunnel FET
With Improved Performance and Reduced Ambipolar Current, IEEE Trans. Electron Devices,
Vol. 58, No. 6, pp. 1649-1654
Fukuda K., Mori T., Mizubayashi W., Morita Y., Tanabe A., Masahara M., Yasuda T.,
Migita S., Ota H., Sep 2012, On the nonlocal modeling of tunnel-FETs- Device and Compact
models, Proc. International Conference on Simulation of Semiconductor Processes and
Devices (SISPAD) 2012, denver,USA, pp. 284-287
Ahmed S., Tan Y., Truesdell D. S., Calhoun B. H., Ghosh A. W., Oct 2018, Modeling
tunnel field effect transistors-From interface chemistry to non-idealities to circuit
level performance, J. Appl. Phys., Vol. 124, No. 15, pp. 154503-1-154503-13
Tanaka C., Adachi K., Fujimatsu M., Hokazono A., Kondo Y., Kawanaka S., Apr 2016,
Implementation of TFET SPICE Model for Ultra-Low Power Circuit Analysis, IEEE J. Electron
Devices Soc., Vol. 4, No. 5, pp. 273-277
Yibin H., Litao Y., Samudra G., Chun-Huat H., Yee-Chia Y., Dec 2009, SPICE Behavioral
Model of the Tunneling Field-Effect Transistor for Circuit Simulation, IEEE Trans.
Circuits Syst. II Express Briefs, Vol. 56, No. 12, pp. 946-950
Yang Y., Tong X., Yang L., Guo P., Fan L., Yeo Y., Jul 2010, Tunneling Field-Effect
Transistor: Capaci-tance Components and Modeling, IEEE Electron Devices Lett., Vol.
31, No. 7, pp. 752-754
Solomon P. M., Frank D. J., Koswatta S. O., Jun 2011, Compact model and performance
estimation for tunneling nanowire FET, The 69th Device Research Conference (DRC),
Santa Barbara, USA, pp. 197-198
Lu H., Esseni D., Seabaugh A., Universal analytic model for tunnel FET circuit simulation,
Solid-State Electron, Vol. 108, pp. 110-117
Huh I., Park S., Shin M., Choi W. Y., Aug 2017, An Accurate Drain Current Model of
Monolayer Transition-Metal Dichalcogenide Tunnel FETs, IEEE Trans. Electron Devices,
Vol. 64, No. 8, pp. 3502-3507
Kim S., Choi W. Y., Jul 2017, Improved compact model for double-gate tunnel field-effect
transistors by the rigorous consideation of gate fringing field, Jpn. J. Appl. Phys.,
Vol. 56, No. 8, pp. 084301-1-084301-5
Lee M. J., Choi W. Y., Sep 2011, Analytical Model of Single-Gate Silicon-on-Insulator
(SOI) Tunneling Field-Effect Transistors (TFETs), Solid-State Electron., Vol. 64,
No. 1, pp. 110-114
Atlas User’s Manual, Silvaco International, Aug. 2016.
Esaki L., Jan 1958, New Phenomenon in Narrow Germanium p−n Junctions, Phys. Rev.,
Vol. 109, No. 2, pp. 603-604
Michielis L. De, Dağtekin N., Biswas A., Lattanzio L., Selmi L., Luisier M., Riel
H., Ionescu A. M., May 2013, An innovative band-to-band tunneling analytical model
and implications in compact modeling of tunneling-based devices, Appl. Phys. Lett.,
Vol. 103, No. 12, pp. 123509-1-123509-5
Ma N., Jena D., Mar 2013, Interband tunneling in two-dimensional crystal semiconductors,
Appl. Phys. Lett., Vol. 102, No. 13, pp. 132102-1-132102-5
Padilla J., Gamiz F., Godoy A., Dec 2012, Impact of Quantum Confinement on Gate Threshold
Voltage and Subthreshold Swings in Double-Gate Tunnel FETs, IEEE Trans. Electron Devices,
Vol. 59, No. 12, pp. 3205-3211
Khayer M., Lake R., Aug 2011, Effects of band-tails on the subthreshold characteristics
of nanowire band-to-band tunneling transistors, J. Appl. Phys., Vol. 110, No. 7, pp.
074508-1-074508-6
Ortiz-Conde A., García-Sánchez F. J., Muci J., Sucre-González A., Martino J. A., Agopian
P. G. D., Claeys C., Jan 2014, Threshold voltage extraction in Tunnel FETs, Solid-State
Electron, Vol. 93, pp. 49-55
Lu H., Esseni D., Seabaugh A., Jun 2015, Universal analytic model for tunnel FET circuit
simulation, Solid-State Electron, Vol. 108, pp. 110-117
Michielis L. De, Lattanzio L., Ionescu and A., Nov 2012, Understanding the Superlinear
Onset of Tunnel-FET Output Characteristic, IEEE Electron Device Lett., Vol. 33, No.
11, pp. 1523-1525
Hraziia , Vladimirescu A., Amara A., Anghel C., Apr 2012, An analysis on the ambipolar
current in Si double-gate tunnel FETs, Solid-State Electron, Vol. 70, pp. 67-72
Narang R., Saxena M., Gupta R. S., Gupta M., Dec 2012, Assessment of Ambipolar Behavior
of a Tunnel FET and Influence of Structural Modifications, J. Semicond. Technol. Sci.,
Vol. 12, No. 4, pp. 482-491
Louarn K., Fontaine C., Arnoult A., Olivié F., Lacoste G., Piquemal F., Bounouh A.,
Almuneau G., Apr 2016, Modelling of interband transitions in GaAs tunnel diode, Semicond.
Sci. Technol., Vol. 31, No. 6, pp. 06lt01.1-06LT01.5
Coram G. J., Oct 2004, How to (and how not to) write a compact model in Verilog-A,
Proc. 2004 IEEE International Behavioral Modeling and Simulation Conference (BMAS),
San Jose, USA, pp. 97-106
Patrick D. F., Miller I., 1998, Analog behavioral modeling with the Verilog-A language,
Boston: Kluwer Academic Publishers
Author
Seoyeon Go received the B.S. in
electronics engineering from Gachon
University, Seongnam, Korea, in
2019, and had been pursuing the M.S.
degree.
Her research interests include
optimal design of device CMOS
devices for high-speed low-power
applications, device-circuit mixed-mode simulation,
compact modeling of novel devices for circuit design by
HSPICE.
She is a Student Member of IEIE.
Won Jae Lee received the B.S.
degree in electrical engineering and
the M.S. degree in electrical material
engineering from Kwangwoon
University, Seoul, Korea, in 1980 and
1982, respectively, and received the Ph.D. degree in electrical engineering from Hongik
University, Seoul, Korea, in 1988.
He worked as a
Postdoctoral Researcher at Tokyo Institute of Technology
(TIT), Japan, from 1993 to 1994.
Also, he worked as an
Exchange Researcher at Northwestern University, IL,
USA, in 2009. Currently, he is a Professor at the
Department of Electronics Engineering, Gachon
University, Korea.
His research interests include
photovoltaic device, organic light-emitting diode
(OLED), and organic thin-film transistor (OTFT).
Seongjae Cho received the B.S. and
the Ph.D. degrees in electrical
engineering from Seoul National
University, Seoul, Korea, in 2004 and
2010, respectively.
He worked as an
Exchange Researcher at the National
Institute of Advanced Industrial
Science and Technology (AIST) in Tsukuba, Japan, in
2009.
Also, he worked as a Postdotoral Researcher at
Seoul National University in 2010 and at Stanford
University, CA, USA, from 2010 to 2013.
Currently, he
is working as an Associate Professor at the Department
of Electronics Engineering, Gachon University, Korea.
His research interests include emerging memory
technologies, nanoscale CMOS devices, group-IV optical
devices, and hardware-driven neuromorphic devices and
systems.
He is a Life Member of the IEIE.