Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2019-02 (Vol.19 No.01)
  4. 10.5573/JSTS.2019.19.1.069
XML PDF INFO REF

REFERENCES

1 
Nomura K., et al , Oct. 2004, Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors, Nature, Vol. 432, pp. 488-492DOI
2 
Zhao C., et al , Jan. 2014, Two-dimensional numerical simulation of bottom-gate and dual-gate amorphous In-Ga-Zn-O MESFETs, IEEE Electron Device Lett., Vol. 35, No. 1, pp. 75-77DOI
3 
He X., et al , Sep. 2014, Implementation of fully self-aligned homojunction double-gate a-IGZO TFTs, IEEE Electron Device Lett., Vol. 35, No. 9, pp. 927-929DOI
4 
Lee S. Y., Jun. 2016, Improvement on the stability of amorphous indium gallium zinc oxide thin film transistors using amorphous oxide multilayer source/drain electrodes, Trans. Elect. Electron. Mater, Vol. 17, No. 6, pp. 143-145DOI
5 
Nam S. H., et al , Dec. 2013, NOT and NOR logic circuits using passivation dielectric involved dual gate in a-InGaZnO TFTs, IEEE Electron Device Lett., Vol. 34, No. 12, pp. 1527-1529DOI
6 
Yun D. J., et al , Aug. 2016, Process optimization and device characterization of nonvolatile charge trap memory transistors using In–Ga–ZnO thin films as both charge trap and active channel layers, IEEE Trans. Electron Dev., Vol. 63, No. 8, pp. 3128-3134DOI
7 
Han S. T., et al , Feb. 2013, Layer-by-layer-assembled reduced graphene oxide/gold nanoparticle hybrid double-floating-gate structure for low-voltage flexible flash memory, Adv. Mater., Vol. 25, No. 6, pp. 872-877DOI
8 
Bak J. Y., et al , Mar. 2014, Nonvolatile charge-trap memory transistors with top-gate structure using In–Ga–Zn-O active channel and ZnO charge-trap layer, IEEE Electron Device Lett., Vol. 35, No. 3, pp. 357-359DOI
9 
Shih W. C., et al , Nov. 2013, Charge-trapping devices using multilayered dielectrics for nonvolatile memory applications, Adv. Mat. Sci. Eng., Vol. 2013, pp. 548329DOI
10 
Lim W., et al , Aug. 2009, Transparent dual-gate InGaZnO thin film transistors: O gate operation, J. Vac. Sci. Technol. B, Vol. 27, pp. 2128-2131DOI
11 
Chun M. K., et al , Jul. 2016, Effect of top gate potential on bias-stress for dual gate amorphous indiumgallium-zinc-oxide thin film transistor, AIP Adv., Vol. 6, No. 7, pp. 075217DOI
12 
Mativenga M., et al , Dec. 2013, Bulk accumulation a-IGZO TFT for high current and turn-on voltage uniformity, IEEE Electron Device Lett., Vol. 34, No. 12, pp. 1533-1535DOI
13 
Lim H., et al , Aug. 2008, Double gate GaInZnO thin film transistors, Appl. Phys. Lett., Vol. 93, No. 6, pp. 063505DOI
14 
Jang K. H., et al , Jun. 2013, Self-amplied dual gate charge trap flash memory for low-voltage operation, IEEE Electron Device Lett., Vol. 34, No. 6, pp. 756-758DOI
15 
Ahn M. J., Cho W. J., Jan. 2017, Dual-gate charge trap flash memory for highly reliable triple level cell using capacitive coupling effects, IEEE Electron Device Lett., Vol. 38, No. 6, pp. 36-39DOI
16 
Bak J. Y., et al , Jun. 2015, Effects of thickness and geometric variations in the oxide gate stack on the nonvolatile memory behaviors of charge-trap memory thin-film transistors, Solid-State Electronics, Vol. 111, pp. 153-160DOI
17 
Seo G. H., et al , Jan. 2017, Atomic-layer-deposition-assisted ZnO nanoparticles for oxide charge-trap memory thin-lm transistors, Nanotechnology, Vol. 28, No. 7, pp. 075202DOI
18 
Jeon D. B., et al , Jan. 2015, Improvement of negative-biasillumination-stress stability in all-transparent doublegate InGaZnO thin-film transistors, J. Vac. Sci. Technol. B, Vol. 33, No. 2, pp. 020602DOI
19 
Kim S. J., et al , 2016, High performance and stable flexible memory thin-film transistors using In–Ga–Zn–O channel and ZnO charge-trap layers on poly(ethylene Naphthalate) substrate, IEEE Trans. Electron. Dev., Vol. 63, No. 4, pp. 1557-1564DOI
20 
Kim S. J., et al , 2015, Photo-stable transparent nonvolatile memory thin-film transistors using In–Ga–Zn–O channel and ZnO charge-trap layers, IEEE Electron. Dev. Lett., Vol. 36, No. 11, pp. 1153-1156DOI
21 
Abe K., et al , Jul. 2012, Amorphous In–Ga–Zn–O dual-gate TFTs: current–voltage characteristics and electrical stress instabilities, IEEE Trans. Electron Dev., Vol. 59, No. 6, pp. 1928-1935DOI
22 
Jeong C. Y., et al , Apr. 2015, Properties of bottom and top channel interfaces in double-gate back-channeletched amorphous indium-gallium-zinc oxide thinfilm transistors, J. Vac. Sci. Technol. B, Vol. 33, No. 3, pp. 030603DOI
23 
Bak J. Y., et al , Jul. 2014, Impact of charge-trap layer conductivity control on device performances of top-gate memory thin-film transistors using IGZO channel and ZnO charge-trap layer, IEEE Trans. Electron. Dev., Vol. 61, No. 7, pp. 2404-2411DOI
24 
Yun D. J., et al , Sep. 2017, Areal geometric effects of a ZnO charge-trap layer on memory transistor operations for embedded-memory circuit applications, IEEE Electron Device Lett., Vol. 38, No. 9, pp. 1263-1265DOI