Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2019-04 (Vol.19 No.02)
  4. 10.5573/JSTS.2019.19.2.153
XML PDF INFO REF

REFERENCES

1 
Ishiduki M., et al , 2009, Optimal device structure for pipe-shaped BiCS Flash memory for ultra high density storage device with excellent performance and reliability, IEDM Tech. Dig., pp. 625-628DOI
2 
Jang J., et al , 2009, Vertical cell array using TCAT (Terabit Cell Array Transistor) technology for ultra high density NAND flash memory, VLSI Tech. Dig., pp. 192-193Google Search
3 
Choi E., Park S. K., 2012, Device Considerations for High Density and Highly Reliable 3D NAND Flash Cell in Near Future, IEDM Tech. Dig., pp. 9.4.1-9.4.4DOI
4 
Tsai W. J., et al , 2016, Polycrystalline-silicon channel trap induced transient read instability in a 3D NAND flash cell string, IEDM Tech. Dig., pp. 11.3.1-11.3.4DOI
5 
Lun Z., et al , 2015, Investigation of the impact of grain boundary on threshold voltage of 3-D MLC NAND flash memory, IEEE Silicon Nanoelectronics Workshop, pp. 1-2Google Search
6 
Hsiao Y. H., et al , 2014, Modeling the impact of random grain boundary traps on the electrical behavior of vertical gate 3-D NAND flash memory devices, IEEE Trans. Electron Devices, Vol. 61, No. 6, pp. 2064-2070DOI
7 
Wang P. Y., Tsui B. Y., 2015, A novel approach using discrete grain boundary traps to study the variability of 3-D vertical gate NAND flash memory cells, IEEE Trans. Electron Devices, Vol. 62, No. 8, pp. 2488-2493DOI
8 
Kang H. J., et al , 2014, Effect of Traps on Transient Bit-line Current Behavior in Word-line Stacked NAND Flash Memory with Poly-Si Body, VLSI Tech. Dig., pp. 28-29DOI
9 
Jeong M. K., et al , 2012, Characterization of traps in 3-D stacked NAND flash memory devices with tube-type poly-Si channel structure, IEDM Tech. Dig., pp. 9.3.1-9.3.4DOI
10 
Jeong M. K., et al , 2012, Analysis of Random Telegraph Noise and low frequency noise properties in 3-d stacked NAND flash memory with tube-type poly-Si channel structure, VLSI Tech. Dig., pp. 55-56DOI
11 
Kang D., et al , 2014, A New Approach for Trap Analysis of Vertical NAND Flash Cell using RTN Characteristics, IEDM Tech. Dig., pp. 14.5.1-14.5.4DOI
12 
Lee et al S. K., et al , 2014, Investigation of Novel Inspection for 3D NAND Device Wordline Inspection, ASME 2014 25th anuual SEMI, pp. 278DOI
13 
Joe S. M., et al , 2011, Threshold Voltage Fluctuation by Random Telegraph Noise in Floating Gate nand Flash Memory String, IEEE Trans. Electron Devices, Vol. 58, No. 1, pp. 67-73DOI
14 
Joe S. M., et al , 2016, Diode-Type NAND Flash Memory Cell String Having Super-Steep Switching Slop Based on Positive Feedback, IEEE Trans. Electron Devices, Vol. 63, No. 4, pp. 1533-1538DOI