Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2019-10 (Vol.19 No.05)
  4. 10.5573/JSTS.2019.19.5.435
XML PDF INFO REF

REFERENCES

1 
Xu Q., Mytkowicz T., Kim N. S., 2016, Approximate computing: A survey, IEEE Design & Test, Vol. 33, No. 1, pp. 8-22DOI
2 
Liu W., Qian L., Wang C., Jiang H., Han J., Lombardi F., 2017, Design of approximate radix-4 booth multipliers for error-tolerant computing, IEEE Transactions on Computers, Vol. 66, No. 8, pp. 1435-1441DOI
3 
Zhang Z., He Y., 2017, A low error energy-efficient fixed-width booth multiplier with sign−digit-based conditional probability estimation, IEEE Transactions on Circuits and Systems IIDOI
4 
Li C.-Y., Chen Y.-H., Chang T.-Y., Chen J.-N., Express Briefs, A probabilistic estimation bias circuit for fixed-width booth multiplier and its dct applications, IEEE Transactions on Circuits and Systems II, Vol. 58, No. 4, pp. 215-219DOI
5 
Juang T.-B., Hsiao S.-F., Express Briefs, Low-error carry-free fixed-width multipliers with low-cost compensation circuits, IEEE Transactions on Circuits and Systems II, Vol. 52, No. 6, pp. 299-303DOI
6 
Jiang H., Han J., Qiao F., Lombardi F., 2016, Approximate radix-8 booth multipliers for low-power and high-performance operation, IEEE Transactions on Computers, Vol. 65, No. 8, pp. 2638-644DOI
7 
Leon V., Zervakis G., Soudris D., Pekmestzi K., 2018, Approximate hybrid high radix encoding for energy-efficient inexact multipliers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 26, No. 3, pp. 421-430DOI
8 
Booth A. D., 1951, A signed binary multiplication technique, The Quarterly Journal of Mechanics & Applied Mathematics, Vol. 4, No. 2, pp. 236-240DOI
9 
Fadavi-Ardekani J., 1993, M*N booth encoded multiplier generator using optimized wallace trees, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 1, No. 2, pp. 120-125DOI
10 
Yeh W.-C., Jen C.-W., 2000, High-speed booth encoded parallel multiplier design, IEEE Transactions on Computers, Vol. 49, No. 7, pp. 692-701DOI
11 
Kuang S.-R., Wang J.-P., Guo C.-Y., 2005, Modified booth multipliers with a regular partial product array, IEEE Transactions on Circuits and Systems II, Express Briefs, Vol. 56, No. 5, pp. 404-408DOI
12 
Kang J.-Y., Gaudiot J.-L., 2006, A simple high-speed multiplier design, IEEE Transactions on Computers, Vol. 55, No. 10, pp. 1253-1258DOI
13 
Patil P. K., Kumre L., 2013, High speed-low power radix-8 booth decoded multiplier, International Journal of Computer Applications, Vol. 73, No. 14Google Search
14 
Huang Z., Ercegovac M. D., 2005, High-performance low-power left-to-right array multiplier design, IEEE Transactions on Computers, Vol. 54, No. 3, pp. 272-283DOI
15 
Ha M., Lee S., 2018, Multipliers with approximate 4-2 compressors and error recovery modules, IEEE Embedded Systems Letters, Vol. 10, No. 1, pp. 6-9DOI
16 
Rhee S.-H., Lee H.-C., Kim S.-H., Choi B.-T., Lee S.-S., Choi S.-J., 2005, A System-on-a-Chip Design for Digital TV, Journal of Semiconductor Technology and Science, Vol. 5, No. 4, pp. 249-254Google Search