Pavan S., Schreier R., Temes G. C., 2017, Understanding delta-sigma data converters, 2nd Ed., IEEE Press - Wiley, hoboken, NJ, USA

Kwak Y.-S., Yun M.-H , Lee S.-H., Ahn G.-C., 2018, A 1.0 V 77.5 dB dynamic range delta-sigma ADC using Op-amp bias sharing technique, J. Semiconductor Technology and Science, Vol. 18, pp. 337-345

Yang S.-H., Seong J.-H., Yoon K.-S., 2017, A reconfigurable 4th order ΣΔ modulator with a KT/C noise reduction circuit, J. Semiconductor Technology and Science, Vol. 17, pp. 294-301

Leslie T., Singh B., May 1990, ,An improved sigma-delta modulator architecture, Proc. of IEEE Int. Symp. Circuits Syst. (ISCAS), New Orleans,LA, USA, pp. 372-375

Shin J., Kim J., Kim S., Shin H., 2007, A delta-sigma fractional-N frequency synthesizer for quad-band multi-standard mobile broadcasting tuners in 0.18-µm CMOS, J. Semiconductor Technology and Science, Vol. 7, pp. 267-273

Lee C. C., Alpman E., Weaver S., Lu C.-Y., Rizk J., A 66dB SNDR 15MHz BW SAR Assisted ΔΣ ADC in 22nm Tri-gate CMOS, Paper C64, Dig. Tech. Papers of 2013 Symp. VLSI Circuits

Silva J., Moon U., Steensgaard J., Temes G. C., 2001, Wideband low-distortion delta-sigma ADC topology, Electron. Lett., Vol. 37, pp. 737-738

Temes C., Enz C., 1996, Autozeroing, correlated double sampling, and chopper stabilization, Proc. IEEE, Vol. 84, pp. 1584-1614

Nagaraj K., Vlach J., Viswanathan T.R., Singhal K., 1986, Switched-capacitor integrator with reduced sensitivity to amplifier gain, Electron. Lett., Vol. 22, pp. 1103-1105