Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2019-12 (Vol.19 No.06)
  4. 10.5573/JSTS.2019.19.6.577
XML PDF INFO REF

REFERENCES

1 
Mayes Keith E, Konstantinos Markantonakis, 2008, Smart cards, tokens, security and applications, New York: Springer, Vol. 2, No. 3DOI
2 
Torrance Randy, Dick James, 2009, The state-of-the-art in IC reverse engineering., Springer, Berlin, HeidelbergDOI
3 
Kyungsuk Yi, Park Minsu, Kim Seungjoo, 2016, Practical silicon-surface-protection method using metal layer., Journal of Semiconductor Technology and Science, Vol. 16, No. 4, pp. 470-480Google Search
4 
Song Xu, 2016, IC security evaluation against fault injection attack based on FPGA emulation., International Conference on Field-Programmable Technology (FPT).IEEEDOI
5 
April 2019, Application of Attack Potential to Smartcards Similar Devices Version 3.0, Joint Interpretation LibraryGoogle Search
6 
April 2019, Application of Attack Potential to Smartcards Similar Devices Version 3.0, Joint Interpretation LibraryGoogle Search
7 
Helfmeier C., Nedospasov D., Tarnovsky C., Krissler J. S., Boit C., Seifert J. P., 2013, November, Breaking and entering through the silicon, In Proceedings of the 2013 ACM SIGSAC conference on Computer & communications security ACM, pp. 733-744DOI
8 
Ishai Y., Prabhakaran M., Sahai A., Wagner D., 2006, May, Private circuits II: Keeping secrets in tamperable circuits, In Annual International Conference on the Theory and Applications of Cryptographic Techniques. Springer Berlin Heidelberg., pp. 308-327DOI
9 
Manich S., Arumi D., Rodriguez R., Mujal J., Hernandez D., 2015, Backside polishing detector: a new protection against backside attacks. A: Conference on Design of Circuits and Integrated Systems, DCIS'15 - XXX Conference on Design of Circuits and Integrated Systems, pp. 1-6Google Search
10 
Knechtel , Johann , et al , 2017, Large-scale 3D chips: Challenges and solutions for design automation, testing, and trustworthy integration., IPSJ Transactions on System LSI Design Methodology, Vol. 10, pp. 45-62DOI
11 
http://samsungsemiconstory.com/817?category=537531Google Search
12 
Victor Zieren, Robertus A. M., Wolters Nxp B.V., US patent- US20100283456 Magnetic detection of back-side layerGoogle Search
13 
John Walker, Itsik Mantin, US patent - US 7,966,666 Chip attack protectionGoogle Search
14 
Wolfgang Rankl, Wolfgang Effing, , SmartCard Handbook 4th Edition, ISBN: 978-0-470-74367-6Google Search
15 
Baker R. Jacob, 2019, CMOS: circuit design, layout, and simulation, Wiley-IEEE pressGoogle Search
16 
Bai , Peng , 2004, A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57/spl mu/m/sup 2/SRAM cell., IEDM Technical Digest. IEEE International Electron Devices Meeting,IEEE, 2004DOI
17 
Sheshadri Vijay Benakanakere, 2010, UPSET TRENDS IN FLIP-FLOP DESIGNS AT DEEP, Diss. Vanderbilt UniversityGoogle Search
18 
Bullag Rex F., Rolando C. Ortega, Sorina B. Bullag, 2014, Adaptive trimming test approach—The efficient way on trimming analog trimmed devices at wafer sort., 36th International Electronics Manufacturing Technology Conference. IEEEDOI