Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2021-12 (Vol.21 No.06)
  4. 10.5573/JSTS.2021.21.6.483
XML PDF INFO REF

REFERENCES

1 
Mader R., Friedman E. G., Litman A., Kourtev I. S., May 2002, Large scale clock skew scheduling techniques for improved reliability of digital synchronous vlsi circuits, IEEE International Symposium on Cirtuis ans Systems(ISCAS 2002), Vol. 1, pp. I-357DOI
2 
Smith S. C., DeMara R. F., Yuan J. S., Ferguson D., Lamb D., 2004, Optimization of null convention self-timed circuits, INTEGRATION, the VLSI journal, Vol. 37, No. 3, pp. 135-165DOI
3 
Bandapati S. K., Smith S. C., 2007, Design and characterization of null convention arithmetic logic units, Microelectronic engineering, Vol. 84, No. 2, pp. 280-287DOI
4 
Parsan F. A., Smith S. C., Oct 2012, CMOS implementation of static threshold gates with hysteresis: A new approach, in Proc. IEEE/IFIP 20th Int VLSI and System-on-Chip (VLSI-SoC) Conf, pp. 41-45DOI
5 
Bonam R., Chaudhary S., Yellambalase Y., Choi M., Aug 2007, Clock-free nanowire crossbar architecture based on null convention logic (ncl), in Proc. 7th IEEE Conf. Nanotechnology (IEEE NANO), pp. 85-89DOI
6 
Smith S. C., 2001, Gate and throughput optimizations for null convention self- timed digital circuits, Ph.D. dissertation, University of Central Florida Orlando, FloridaGoogle Search
7 
Choi M., Kang B.-H., Kim Y.-B., Kim K. K., Nov 2014, Asynchronous circuit design using new high speed ncl gates, in Proc. Int. SoC Design Conf. (ISOCC), pp. 13-14DOI
8 
Parsan F. A., Smith S. C., Aug 2012, CMOS implementation comparison of ncl gates, in Proc. IEEE 55th Int. Midwest Symp. Circuits and Systems (MWSCAS), pp. 394-397DOI
9 
Metku P., Kim K. K., Kim Y.-B., Choi M., Oct 2018, Low-power null con- vention logic multiplier design based on gate diffusion input technique, in 2018 International SoC Design Conference (ISOCC), pp. 233-234DOI
10 
Morgenshtein A., Yuzhaninov V., Kovshilovsky A., Fish A., 2014, Full- swing gate diffusion input logiccase-study of low-power cla adder design, INTEGRATION, the VLSI journal, Vol. 47, No. 1, pp. 62-70DOI
11 
Fant K. M., Brandt S. A., Oct. 27 199, Null convention logic system, US Patent 5,828,228Google Search
12 
Smith S. C., DeMara R. F., Yuan J. S., Hagedorn M., Ferguson D., 2002, Null convention multiply and accumulate unit with conditional round- ing, scaling, and saturation, Journal of Systems Architecture, Vol. 47, No. 12, pp. 977-998DOI
13 
Sobelman G. E., Fant K., May 1998, Cmos circuit design of threshold gates with hysteresis, IEEE International Symposium on Circuits and Systems (ISCAS1998), Vol. 2, pp. 61-64DOI
14 
Morgenshtein A., Shwartz I., Fish A., Nov 2010, Gate diffusion input (gdi) logic in standard CMOS nanoscale process, in Proc. IEEE 26-th Convention of Electrical and Electronics Engineers in Israel, pp. 000 776-000 780DOI
15 
Morgenshtein A., Fish A., Wagner I.A., May 2002, Gate-diffusion input (gdi) - a technique for low power design of digital circuits: analysis and characterization, IEEE International Symposium on Circuits and Systems (ISCAS2002), Vol. 1, pp. I–477-I–480DOI
16 
Parsan F. A., Smith S. C., Aug 2012, Cmos implementation comparison of ncl gates, in Circuits and Systems (MWSCAS), 2012 IEEE 55th International Midwest Symposium onDOI
17 
Smith S. C., Di J., 2009, Designing asynchronous circuits using null convention logic (ncl), Synthesis Lectures on Digital Circuits and Systems, Vol. 4, No. 1, pp. 1-96DOI