Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2022-08 (Vol.22 No.04)
  4. 10.5573/JSTS.2022.22.4.224
XML PDF INFO REF

References

1 
Najafi M. H., Lilja D. J., Riedel M. D., Bazargan K., 2018, Low-cost sorting network circuits using unary processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 26, No. 8, pp. 1471-1480DOI
2 
Li P., Lilja D. J., Qian W., Bazargan K., Riedel M. D., 2014, Computation on stochastic bit streams digital image processing case studies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 3, pp. 449-462DOI
3 
Graefe G., Sep. 2006., Implementing sorting in database systems, ACM Computing Surveys, Vol. 38, No. 3, pp. 10DOI
4 
Chang R. C., Wei M., Chen H., Lin K., Chen H., Gao Y., Lin S., 2014, Implementation of a high-throughput modified merge sort in mimo detection systems, IEEE Transactions on Circuits and Systems I, Vol. 61, No. 9, pp. 2730-2737DOI
5 
Colavita A. A., Cicuttin A., Fratnik F., Capello G., 2003, Sortchip: a vlsi implementation of a hardware algorithm for continuous data sorting, IEEE Journal of Solid-State Circuits, Vol. 38, No. 6, pp. 1076-1079DOI
6 
Tang Y., Bergmann N. W., 2015, A hardware scheduler based on task queues for fpga-based embedded real-time systems, IEEE Transactions on Computers, Vol. 64, No. 5, pp. 1254-1267DOI
7 
KohÞtka L., StopjakovÃa˛ V., 2017, Rocket queue: New data sorting architecture for real-time systems, IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS), pp. 207-212DOI
8 
Yan J. T., 1999, An improved optimal algorithm for bubble-sorting-based non-Manhattan channel routing, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., Vol. 18, No. 2, pp. 163-171DOI
9 
Campobello G., Russo M., Oct. 2006, A scalable VLSI speed/area tunable sorting network, J. Syst. Archit., Vol. 52, No. 10, pp. 589-602DOI
10 
Tabrizi N., Bagherzadeh N., Oct. 2005, An ASIC design of a novel pipelined and parallel sorting accelerator for a multiprocessor-on-a-chip, in Proc. IEEE 6th Int. Conf. ASIC (ASICON), pp. 46-49DOI
11 
Demirci T., Hatirnaz I., Leblebici Y., 2003, Full-custom CMOS realization of a high-performance binary sorting engine with linear area-time complexity, in International Symposium on Circuits and Signals, pp. 453-456DOI
12 
Alaparthi S., Gulati K., Khatri S. P., 2009, Sorting binary numbers in hardware - A novel algorithm and its implementation, in International Symposium on Circuits and Systems, pp. 2225-2228DOI
13 
Abdel-Hafeez S., Gordon-Ross A., 2017, An efficient o(n) comparisonfree sorting algorithm, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, No. 6, pp. 1930-1942DOI
14 
Ray S. S., Adak D., Ghoch S., Worst-Case O(N) comparison-free Hardware Sorting Engine, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, to be publishedDOI
15 
Wikipedia, https://en.wikipedia.org/wiki/SortingURL