S. K. Mendis, B. Pain, R. H. Nixon, and E. R. Fossum, “Design of low- light-level image sensor with an on-chip sigma-delta analog-to-digital conversion,” in Proc. SPIE, 1993, vol. 1900, pp. 31-39.

J. Nakamura, B. Pain, T. Nomoto, T. Nakamura, and E. R. Fossum, “On-focal-plane processing for current-mode active pixel sensors,” IEEE Trans. Electron. Devices, vol. 44, pp. 1747-1758, Oct. 1997.

A. Agah, K. Vleugels, P. B. Griffin, M. Ronaghi, J. D. Plummer and B. A. Wooley, "A High-Resolution Low-Power Oversampling ADC with Extended-Range for Bio-Sensor Arrays," 2007 IEEE Symposium on VLSI Circuits, Kyoto, Japan, 2007, pp. 244-245, doi: 10.1109/VLSIC.2007.4342736.

Y. Chae et al., “A 2.1 M pixels, 120 frame/s CMOS image sensor with column-parallel ΔΣ ADC architecture,” IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 236-247, Jan. 2011.

J. Yeo, Y. Choi, J. Roh, G. Han, Y. Chae and S. Ham, "A Current Regulator for Inverter-Based Massively Column-Parallel Delta Sigma ADCs," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 4, pp. 224-228, April 2014, doi: 10.1109/TCSII.2014.2305215.

C. Gao, D. Wu, H. Liu, N. Xie and L. Pan, "An ultra-low-power extended counting ADC For large scale sensor arrays," 2014 IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne, VIC, Australia, 2014, pp. 81-84, doi: 10.1109/ISCAS.2014.6865070.

Y. -R. Jo, S. -K. Hong and O. -K. Kwon, "A Multi-Bit Incremental ADC Based on Successive Approximation for Low Noise and High Resolution Column-Parallel Readout Circuits," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 9, pp. 2156-2166, Sept. 2015, doi: 10.1109/TCSI.2015.2451811.

I. Lee, B. Kim, and B. Lee, “A low-power incremental delta-sigma ADC for CMOS image sensors”, IEEE Transactions on Cricuits and systems-II: Express Briefs, vol. 63, pp. 371-375, April 2016.

W. Kim, B. Lee, “A Low-power Extended-counting Delta-sigma ADC for CMOS Image Sensors”, IEIE Vol. 19, No. 6, p. 594-599.

W. Yao, X. Li, L. Zeng, T. Yang, Z. Wang and F. Tang, "A Low-power Column-parallel ∑Δ ADC with Shared OTAs for CMOS Image Sensor in 40-nm Process," 2022 6th International Conference on Imaging, Signal Processing and Communications (ICISPC), Kumamoto, Japan, 2022, pp. 116-119, doi: 10.1109/ICISPC57208.2022.00029.

R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. Piscataway, NJ, USA: IEEE Press, 2005.

K. Nie, W. Zha, X. Shi, J. Li, J. Xu and J. Ma, "A Single Slope ADC With Row-Wise Noise Reduction Technique for CMOS Image Sensor," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 9, pp. 2873-2882, Sept. 2020, doi: 10.1109/TCSI.2020.2979321.

S. -Y. Park and H. -J. Kim, "CMOS Image Sensor With Two-Step Single-Slope ADC Using Differential Ramp Generator," in IEEE Transactions on Electron Devices, vol. 68, no. 10, pp. 4966-4971, Oct. 2021, doi: 10.1109/TED.2021.3102003.. Nie.

I. E. Opris and L. D. Lewicki, "Bias optimization for switched capacitor amplifiers," in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 44, no. 12, pp. 985-989, Dec. 1997, doi: 10.1109/82.644533.

F. Frazzica et al., "A 12 Bit 4.7-MS/s 260.5-μW Digital Feed-Forward Incremental-ΣΔ-SAR ADC in 0.13-μm CMOS for Image Sensors," in IEEE Sensors Journal, vol. 21, no. 19, pp. 21653-21666, 1 Oct.1, 2021, doi: 10.1109/JSEN.2021.3102082.

Luis Miguel C. Freitas, F. Morgado-Dias, A CMOS image sensor with 14-Bit column-parallel 3rd order incremental sigma-delta converters, Sensors and Actuators A: Physical, Volume 313, 2020, 112162, ISSN 0924-4247.

B. Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw Hill, New York, 2001.