Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2024-06 (Vol.24 No.03)
  4. 10.5573/JSTS.2024.24.3.165
XML PDF INFO REF

References

1 
P. Hazucha and C. Svensson, “Impact of CMOS technology scaling on the atmospheric neutron soft error rate,”in IEEE Transactions on Nuclear Science, vol. 47, no. 6, pp. 2586-2594, Dec., 2000, doi: .DOI
2 
ChoEou-Sik, Kwon Sang Jik,“Novel Process Technologies of a Deep-submicron MOSFET for the High Packing Density of Circuits,” Journal of SemiconductorTechnology and Science, IEIE Vol. 21, No. 6, p. 459-465, Oct., 2021.URL
3 
Duy Thanh Nguyen , Hyun Kim, and Hyuk-Jae Lee, “An Approximate DRAM Design with an Adjustable Refresh Scheme for Low-power Deep Neural Networks” in Journal of Semiconductor Technology And Science, Vol no. 21, No. 2, April., 2021.URL
4 
J. Guo et al., "Design of Area-Efficient and Highly Reliable RHBD10T Memory Cell for Aerospace Applications," in IEEE Transactionson Very Large Scale Integration (VLSI) Systems, vol. 26, no. 5, pp. 991-994, May., 2018,DOI
5 
E.R. Benton, E.V. Benton,“Space radiation dosimetry in low-Earth orbit and beyond”Nucl. Instr. and Meth. In Phys. Res. B Vol. 184, Issues 1-2, Sep., 2001, Pages 255-294.DOI
6 
J. A. Simpson,“Elemental and isotopic composition of the galactic cosmic rays” Annu. Rev. Nucl. Part. Sci. 33:323-382, Dec.,1983DOI
7 
Suparta, Wayan and Siti Katrina Zulkeple,“Spatial Analysis of Galactic Cosmic Ray Particles in Low Earth Orbit/Near Equator Orbit Using SPENVIS.” 2014.DOI
8 
Christopher Allen, Thomas B. Borak, Hirohiko Tsujii, and Jac A. Nickoloff, “Heavy Charged Particle Radiobiology: Using Enhanced Biological Effectiveness and Improved Beam Focusing to Advance Cancer Therapy,”Mutat Res. 2011 June 3; 711(1-2): 150-157.DOI
9 
Y. Taur and T. H. Ning, “Fundamentals of Modern VLSI” Devices. New York: Cambridge Univ. Press, , 2nd Ed. ch. 2, p. 123., 2009.URL
10 
C.Qi, L. Xiao, T. Wang, J. Li and L. Li, “A Highly Reliable Memory Cell Design Combined With Layout-Level Approach to Tolerant Single-Event Upsets,”in IEEE Transactions on Device and Materials Reliability, vol. 16, no. 3, pp. 388-395, Sept., 2016, doi: 10.1109/TDMR.2016.2593590.DOI
11 
Jongeun Koo; Jinseok Kim; Sungju Ryu; Chulsoo Kim; Jae-Joon Kim, “Area-efficient Transposable Crossbar Synapse Memory Using 6T SRAM Bit Cell for Fast Online Learning of Neuromorphic Processors” in Journal of Semiconductor Technology And Science, Vol no. 20, no. 2, April., 2020. https://doi.org/10.5573/JSTS.2020.20.2.195.DOI
12 
S. M. Jahinuzzaman, D. J. Rennie and M. Sachdev,”A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability,” in IEEE Transactions on Nuclear Science, vol. 56, no. 6, pp. 3768-3773, Dec., 2009,DOI
13 
I. Jung, Y. Kim and F. Lombardi, “A novel sort error hardened 10T SRAM cells for low voltage operation,”IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS),pp. 714-717, 2012,DOI
14 
J. Jiang, Y. Xu, W. Zhu, J. Xiao and S. Zou, “Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications,” in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 3, pp. 967-977, March., 2019,DOI
15 
L. D. Trang Dang, J. S. Kim and I. J. Chang, “We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance,”in IEEE Transactions on Nuclear Science, vol. 64, no. 9, pp. 2489-2496, Sept. 2017,DOI
16 
S. Pal, D. D. Sri, W. -H. Ki and A. Islam, “Highly Stable Low Power Radiation Hardened Memory-by-Design SRAM for Space Applications,” in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 6, pp. 2147-2151, June., 2021, doi: 10.1109/TCSII.2020.3042520.DOI
17 
S. Ahmad, N. Alam, and M. Hasan, “Pseudo differential multi-cell upset immune robust SRAM cell for ultra-low power applications,” AEU Int. J. Electron. Commun., vol. 83, pp. 366-375, 2018.DOI
18 
S. Pal, S. Mohapatra, W. -H. Ki and A. Islam, “Soft-Error Aware Read-Decoupled SRAM with Multi-node Recovery for Aerospace Applications,” in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 10, pp. 3336-3340, Oct., 2021.DOI
19 
E. Seevinck, F. J. List and J. Lohstroh, “Static-noise margin analysis of MOS SRAM cells,” in IEEE Journal of Solid-State Circuits, vol. 22, no. 5, pp. 748-754, Oct., 1987,DOI
20 
S. Pal, D. D. Sri, W. -H. Ki and A. Islam, “Highly Stable Low Power Radiation Hardened Memory-by-Design SRAM for Space Applications,”in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 6, pp. 2147-2151, June., 2021.DOI
21 
S. Pal, D. D. Sri, W. -H. Ki and A. Islam, “Soft-Error Resilient Read Decoupled SRAM With Multi-Node Upset Recovery for Space Applications,” in IEEE Transactions on Electron Devices, vol. 68, no. 5, pp. 2246-2254, May 2021,DOI
22 
A. Islam and M. Hasan,”Leakage Characterization of 10T SRAM Cell,” in IEEE Transactions on Electron Devices, vol. 59, no. 3, pp. 631-638, March., 2012. doi:10.1109/TED.2011.2181387DOI
23 
J. P. Kotni, M. Pandey, S. Prasad and A. Islam, “Radiation-Hardened Low Read Delay 12T-SRAM Cell for Space Applications,” 2021 Devices for Integrated Circuit (DevIC), 19-20 May 2021, pp. 512-516, doi:10.1109/DevIC50843.2021.9455796DOI
24 
Anubhav Sinha, Vikash Kumar, Aminul Islam, “Low-Power 9T Subthreshold SRAM Cell with Single-Ended Write Scheme,”12th IEEE India International Conference (INDICON 2015), Jamia Millia Islamia, New Delhi, India, Dec. 17-20, 2015, pp. 1-6. Print978-1-4673-7398-2.DOI
25 
Chandaramauleshwar Roy, Aminul Islam “Comparative Analysis of Various 9T SRAM Cell at 22-nm Technology Node,” in Proc. 2nd IEEE Int. Conf. on Recent Trends in Information Systems (ReTIS-15), Jadavpur University, Kolkata, India, Jul. 9-11., 2015, pp. 491-496.DOI
26 
Soumitra Pal, Aminul Islam, “Device Bias Technique to Improve Design Metrics of 6T SRAM Cell for Subthreshold Operation,”in Proc. IEEE International conference on Signal Processing & Integrated Network (SPIN), Amity University, Sector – 125, Noida, NCR-Delhi, Uttar Pradesh, India, February 19-20, 2015, pp. 865-870,DOI
27 
Nitin Anand, Anubhav Sinha, Chandramauleshwar Roy, Aminul Islam, “Design of a Stable Read-Decoupled 6T SRAM Cell at 16-nm Technology Node” IEEE International Conference on Computational Intelligence & Communication Technology (CICT), ABES Engineering College, Ghaziabad, U.P., India, Feb., 13-14, 2015, pp. 524-528, DOI:10.1109/CICT.2015.117DOI
28 
A. Islam and M. Hasan,Leakage Characterization of 10T SRAM Cell, in IEEE Transactions on Electron Devices, vol. 59, no. 3, pp. 631-638, March., 2012. doi:10.1109/TED.2011.218138DOI
29 
Ravi TejaYekula, MonalisaPandey and Aminul Islam, “A highly reliable radiation tolerant 13T SRAM cell for deep space applications” in Microelectronics Reliability, vol. 133, June., 2022, 114527.DOI
30 
H. Li, L. Xiao, C. Qi and J. Li, “Design of High-Reliability Memory Cell to Mitigate Single Event Multiple Node Upsets,” in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 10, pp. 4170-4181, Oct. 2021,DOI
31 
Pavan Kumar and R. Lorenzo, “A review on radiation-hardened memory cells for space and terrestrial applications,” in International Journal of Circuit Theory and Applications, 2022.DOI
32 
R. Lorenzo and S. Chaudhury, “Optimal body bias to control stability, leakage and speed in sram cell,” Journal of Circuits, Systems and Computers, vol. 25, no. 08, p. 1650096, 2016.DOI