Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-08 (Vol.24 No.04)
  4. 10.5573/JSTS.2024.24.4.343
XML PDF INFO REF

References

1 
M. Gupta and T. S. Arora, “Various applications of analog signal processing employing voltage differencing current conveyor and only grounded passive elements: a re-convertible approach,” SN Applied Sciences, vol. 2, no. 9, p. 1615, 2020.DOI
2 
R. Senani, D. Bhaskar, and A. Singh, Current conveyors: variants, applications and hardware implementations, vol. 560. Springer, 2015.URL
3 
R. Senani, D. Bhaskar, A. Singh, and V. Singh, Current feedback operational amplifiers and their applications. Springer, 2013.URL
4 
R. H. Walden, “Analog-to-digital converter survey and analysis,” IEEE Journal on selected areas in communications, vol. 17, no. 4, pp. 539-550, 1999.DOI
5 
B. Razavi, “Design considerations for interleaved ADCs,” IEEE Journal of Solid-State Circuits, vol. 48, no. 8, pp. 1806-1817, 2013.DOI
6 
M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, “A low-noise self-calibrating dynamic comparator for high-speed ADCs,” in 2008 IEEE Asian Solid-State Circuits Conference, IEEE, 2008, pp. 269-272.DOI
7 
X. Tang et al., “Low-power SAR ADC design: Overview and survey of state-of-the-art techniques,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 69, no. 6, pp. 2249-2262, 2022.DOI
8 
J. Fredenburg and M. P. Flynn, “ADC trends and impact on SAR ADC architecture and analysis,” in 2015 IEEE Custom Integrated Circuits Conference (CICC), IEEE, 2015, pp. 1-8.DOI
9 
R. Schreier, G. C. Temes, and others, Under-standing delta-sigma data converters, vol. 74. IEEE press Piscataway, NJ, 2005.URL
10 
Z. Tan, C.-H. Chen, Y. Chae, and G. C. Temes, “Incremental delta-sigma ADCs: A tutorial review,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 12, pp. 4161-4173, 2020.DOI
11 
I. Ahmed, Pipelined ADC design and enhancement techniques. Springer Science & Business Media, 2010.URL
12 
B. Le, T. W. Rondeau, J. H. Reed, and C. W. Bostian, “Analog-to-digital converters,” IEEE Signal Processing Magazine, vol. 22, no. 6, pp. 69-77, 2005.DOI
13 
W. Kester, “Which ADC architecture is right for your application,” in EDA Tech Forum, 2005, pp. 22-25.URL
14 
L. Kong, “A 516 μW, 121.2 dB-SNDR, and 125.1 dB-DR Discrete-Time Sigma-Delta Modulator with a 20 kHz BW.,” Journal of Sensors, vol. 2022, 2022.URL
15 
S. Pavan, N. Krishnapura, R. Pandarinathan, and P. Sankar, “A power optimized continuous-time delta-sigma ADC for audio applications,” IEEE Journal of Solid-State Circuits, vol. 43, no. 2, pp. 351-360, 2008.DOI
16 
R. A. Kumar, “A Discrete-Time Delta-Sigma Modulator with Relaxed Driving Requirements And Improved Anti-Aliasing,” in 2021 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, 2021, pp. 1-5.DOI
17 
M. Tohidi, J. Kargaard Madsen, and F. Moradi, “Low-Power High-Input-Impedance EEG Signal Acquisition SoC With Fully Integrated IA and Signal-Specific ADC for Wearable Applications,” IEEE Transactions on Biomedical Circuits and Systems, vol. 13, no. 6, pp. 1437-1450, 2019.DOI
18 
Z. Wu, C. Wang, Y. Ding, F. Li, and Z. Wang, “An ADC input buffer with optimized linearity,” in 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), IEEE, 2018, pp. 1-3.DOI
19 
M. J. Kramer, E. Janssen, K. Doris, and B. Murmann, “A 14 b 35 MS/s SAR ADC achieving 75 dB SNDR and 99 dB SFDR with loop-embedded input buffer in 40 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 50, no. 12, pp. 2891-2900, 2015.DOI
20 
R. Stewart, “An overview of sigma delta ADCs and DAC devices,” 1995.DOI
21 
N. Sarhangnejad, R. Wu, Y. Chae, and K. A. Makinwa, “A continuous-time ΣΔ modulator with a Gm-C input stage, 120-dB CMRR and- 87 dB THD,” in IEEE Asian Solid-State Circuits Conference 2011, IEEE, 2011, pp. 245-248.DOI
22 
J. Basu and P. Mandal, “Delta-sigma modulator based compact sensor signal acquisition front-end system,” Microelectronics Journal, vol. 98, p. 104732, 2020.DOI
23 
H. Alzaher and M. Ismail, “A CMOS fully balanced differential difference amplifier and its applications,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, no. 6, pp. 614-620, 2001.DOI
24 
N. Bako, Ž. Butković, and A. Barić, “Design of fully differential folded cascode operational amplifier by the gm/ID methodology,” in The 33rd International Convention MIPRO, IEEE, 2010, pp. 89-94.URL
25 
B. Razavi and B. A. Wooley, “Design techniques for high-speed, high-resolution comparators,” IEEE Journal of Solid-State Circuits, vol. 27, no. 12, pp. 1916-1926, 1992.DOI
26 
X. Lv, X. Zhao, Y. Wang, L. Dong, Y. Xin, and L. Yu, “A low-power second-order sigma-delta modulator for MEMS digital geophones”, AEU - International Journal of Electronics and Communications, vol. 119, p. 153173, 2020.DOI
27 
A. Nikas, S. Jambunathan, L. Klein, M. Voelker, and M. Ortmanns, “A continuous-time delta-sigma modulator using a modified instrumentation amplifier and current reuse DAC for neural recording”, IEEE Journal of Solid-State Circuits, vol. 54, no. 10, pp. 2879-2891, 2019.DOI
28 
S. Song, J. Kim, and J. Roh, “100.5 dB SNDR analog front-end with a resistor-based discrete-time delta-sigma modulator for eliminating switching noise and harmonics,” IEEE Access, vol. 9, pp. 39852-39863, 2021.DOI
29 
R. Lv, W. Chen, L. Yin, Q. Fu, X. Liu, and J. Yan, “A closed-loop ΣΔ modulator for micro-mechanical capacitive sensors”, IEICE Electronics Express, vol. 15, no. 4, pp. 20171112-20171112, 2018.DOI