Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-08 (Vol.24 No.04)
  4. 10.5573/JSTS.2024.24.4.387
XML PDF INFO REF

References

1 
Compagnoni, Christian Monzio, et al. "Reviewing the evolution of the NAND flash technology." Proceedings of the IEEE 105.9 (2017): 1609-1633.DOI
2 
Micheloni, Rino, Seiichi Aritome, and Luca Crippa. "Array architectures for 3-D NAND flash memories." Proceedings of the IEEE 105.9 (2017): 1634-1649.DOI
3 
Kang, Dongku, et al. "256 Gb 3 b/cell V-NAND flash memory with 48 stacked WL layers." IEEE Journal of Solid-State Circuits 52.1 (2016): 210-217.DOI
4 
Nitayama, Akihiro, and Hideaki Aochi. "Vertical 3D NAND flash memory technology." ECS Transactions 41.7 (2011): 15.DOI
5 
M. Kang, et al. "Improving read disturb characteristics by using double common source line and dummy switch architecture in multi level cell NAND flash memory with low power consumption." Japanese Journal of Applied Physics 50.4S (2011): 04DD03.DOI
6 
Y. Kim, et al. "Three-dimensional NAND flash architecture design based on single-crystalline stacked array." IEEE Transactions on Electron Devices 59.1 (2011): 35-45.DOI
7 
Y. Kim, and M. Kang, "Down-coupling phenomenon of floating channel in 3D NAND flash memory." IEEE Electron Device Letters 37.12 (2016): 1566-1569.DOI
8 
M. Kang, and Yoon Kim. "Natural local self-boosting effect in 3D NAND flash memory." IEEE Electron Device Letters 38.9 (2017): 1236-1239.DOI
9 
S. Han, Y. Jeong, H. Jhon, and M. Kang. Investigation of inhibited channel potential of 3D NAND flash memory according to word-line location. Electronics, 9.2 (2020): 268.DOI
10 
Bhatt, Upendra Mohan, et al. "Mitigating the impact of channel tapering in vertical channel 3-D NAND." IEEE Transactions on Electron Devices 67.3 (2020): 929-936.DOI
11 
Kim, Kee Tae, et al. "The effects of taper-angle on the electrical characteristics of vertical NAND flash memories." IEEE Electron Device Letters 38.10 (2017): 1375-1378.DOI
12 
K.-T. Park, et al. “Three-dimensional 128 Gb MLC vertical NAND flash memory with 24-WL stacked layers and 50 MB/s high-speed programming.” IEEE Journal of Solid-State Circuits 50.1 (2014): 204-213.DOI
13 
A. Goda and P. Krishna. “Scaling directions for 2D and 3D NAND cells.” 2012 International Electron Devices Meeting. IEEE, (2012): 2-1.DOI
14 
Lee, Jun Gyu, et al. "Effect of the blocking oxide layer with asymmetric taper angles in 3-D NAND flash memories." IEEE Journal of the Electron Devices Society 9 (2021): 774-777.DOI
15 
Bhatt, Upendra Mohan, et al. "Mitigating the impact of channel tapering in vertical channel 3-D NAND." IEEE Transactions on Electron Devices 67.3 (2020): 929-936.DOI
16 
D-G. Yoon, J-M. Sim, and Y-H. Song. “Mechanical stress in a tapered channel hole of 3D NAND flash memory.” Microelectronics Reliability 143 (2023): 114941.DOI
17 
A. Fayrushin, et al. “Numerical study of non-circular pillar effect in 3D-NAND flash memory cells.” 2019 IEEE Workshop on Microelectronics and Electron Devices (WMED). IEEE, 2019.DOI
18 
Y. Li, et al. “128Gb 3b/Cell NAND flash memory in 19nm technology with 18MB/s write rate and 400Mb/s toggle mode.” 2012 IEEE International Solid-State Circuits Conference. IEEE, 2012.DOI
19 
T-H. Hsu, et al. “A comprehensive study of double-density hemi-cylindrical (HC) 3-D NAND flash.” IEEE Transactions on Electron Devices 67.12 (2020): 5362-5367.DOI
20 
L. Zhang, et al. “Modeling shortchannel effect of elliptical gate-allaround MOSFET by effective radius.” IEEE Electron Device Letters 32.9 (2011): 1188-1190.DOI
21 
Sim, Jae-Min, Myounggon Kang, and Yun-Heub Song. "A novel program operation scheme with negative bias in 3-D NAND flash memory." IEEE Transactions on Electron Devices 68.12 (2021): 6112-6117.DOI
22 
Lee, Inyoung, et al. "Investigation of Poly Silicon Channel Variation in Vertical 3D NAND Flash Memory." IEEE Access 10 (2022): 108067-108074.DOI