Zhang Li, “Techology research of T-type three-level grid- connected inverter,” Southeast University, pp. 1-7, 2016.

Du Rui, “Design and engineering realization on T-type three level inverter,” Southwest Jiaotong University, pp. 8-52, 2016.

M Schweizer and J W. Kolar, “Design and implementation of a highly efficient three-level T-type for low-voltage applications,” in IEEE Transactions on Power Electronics, vol. 28, no. 2, pp. 899-907, 2013.

W. Yao, H. Hu, and Z. Lu, “Comparisons of space-vector modulation and carrier-based modulation of multilevel inverter,” in IEEE Transactions on Power Electronics, vol. 23, no. 1, pp. 45-51. 2008.

Z. Guo, H. Li, and X. Dong, “A self-voltage balanced hybrid three-level MV inverter using 3.3kV SiC MOSFET module with false-trigger-proof design,” in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 10, no. 6, pp. 6854-6864, 2022.

H. Peng, et al., “Improved space vector modulation for neutral-point balancing control in hybrid-switch-based T-type neutral-point-clamped inverters with loss and common-mode voltage reduction,” CPSS Trans. Power Electron. Appl., vol. 4, no. 4, pp. 328-338, 2019.

S. Bhattacharya, “Three-level discontinuous PWM for loss and thermal redistribution of T-NPC inverter at low modulation index,” in IEEE Journal of Emerging and Selected Topics in Industrial Electronics, vol. 1, no. 2, pp. 143-151, 2020.