Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. JSTS 2019-10(Vol.19 No.05)
XML PDF INFO REF
Authors Jin-Fa Lin;Shao-Wei Yu;Chang-Ming Tsai;Ming-Hwa Sheu
DOI https://doi.org/10.5573/JSTS.2019.19.5.505
Page pp.505-509
ISSN 1598-1657
Keywords Low power; low voltage; flip-flop
Abstract A novel low voltage and low power true-single-phase flip-flop (FF) design is proposed in this paper. It is adapted from conventional Set-Reset latch based FF design and achieves circuit simplification by using virtual VDD scheme. The optimization measure leads to a new design providing better various performances. Based on post layout simulation results using the TSMC CMOS 180 nm technology, the proposed design outperforms the conventional TGFF by 68.7% in energy consumption (at 25% switching activity).