Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2019-02 (Vol.19 No.01)
  4. 10.5573/JSTS.2019.19.1.001
XML PDF INFO REF

REFERENCES

1 
Baker A. J., Feb. 1996, An adaptive cable equalizer for serial digital video rates to 400Mb/s, IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 174-175DOI
2 
Choi J. S., Hwang M. S., Jeong D. K., Mar. 2004, A 0.18-μm CMOS 3.5-Gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method, IEEE J. Solid-State Circuits, Vol. 39, No. 3, pp. 419-425Google Search
3 
Liu H., Mohammed I., Fan Y., Morgan M., Liu J., Jul. 2009, An HDMI cable equalizer with self-generated energy ratio adaptation scheme, IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 56, No. 7, pp. 595-599DOI
4 
Liu H., et al , Apr. 2014, A 5-Gb/s serial-link redriver with adaptive equalizer and transmitter swing enhancement, IEEE Trans. Circuits Syst. I, Reg., Vol. 61, No. 4, pp. 1001-1011DOI
5 
Gondi S., Razavi B., Sep. 2007, Equalization and clock and data recovery techniques for 10-Gb/s CMOS serial-link receivers, IEEE J. Solid-State Circuits, Vol. 42, No. 9, pp. 1999-2011DOI
6 
Lee W. Y., Kim L. S., May 2012, An adaptive equalizer with the capacitance multiplication for DisplayPort main link in 0.18-μm CMOS, IEEE Trans. Very Large Scale Integr. Syst., Vol. 20, No. 5, pp. 964-968DOI
7 
Lin Y. C., Yang C. Y., Chang J., Nov. 2017, A 1.5-Gb/s equalizer with adaptive swing controller for TFTLCD driver, International SoC Design Conference (ISOCC 2017), pp. 250-251DOI
8 
Kim W. S., Seong C., Choi W. Y., Sep. 2012, A 5.4-Gbit/s adaptive continuous-time linear equalizer using asynchronous undersampling histograms, IEEE Trans. Circuits Syst. II, Express Briefs, Vol. 59, No. 9, pp. 553-557DOI
9 
Hwang S., Song J., Lee Y., Kim C., Oct. 2017, A 1.62–5.4-Gb/s receiver for displayport version 1.2a with adaptive equalization and referenceless frequency acquisition techniques, IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 64, No. 10, pp. 2691-2702DOI
10 
Tu Y. H., Cheng K. H., Lee M. J., Liu J. C., Jul. 2018, A power-saving adaptive equalizer with a digitalcontrolled self-slope detection, IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 65, No. 7, pp. 2097-2108DOI
11 
Wu H., Wang J., Liu H., April 2018, A 5 Gb/s CMOS adaptive equalizer for serial link, J. Semiconductors, Vol. 39, No. 4, pp. 045003-1-045003-6Google Search