Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2019-10 (Vol.19 No.05)
  4. 10.5573/JSTS.2019.19.5.454
XML PDF INFO REF

REFERENCES

1 
Disney D., Shen Z. J., Sept 2013, Review of Silicon Power Semiconductor Technologies for Power Supply on Chip and Power Supply in Package Applications, IEEE Trans. on Power Electron., Vol. 28, No. 9, pp. 4168-4181DOI
2 
Zhu R., Khemka V., Khan T., Huang W., Cheng X., Hui P., Ger M., Rodriquez P., Jun 2010, A high voltage super-junction NLDMOS device implemented in 0.13 μm SOI based smart power IC technology, in Proc. IEEE 22nd Int. Symp. Power Semicond. Devices ICs (ISPSD), pp. 79-82Google Search
3 
Nikhil K. S., DasGupta N., DasGupta A., Chakravorty A., Nov 2018, SOI-LDMOS Transistors With Optimized Partial n+Buried Layer for Improved Performance in Power Amplifier Applications, IEEE Trans. Electron. Devices, Vol. 65, No. 11, pp. 4931-4937DOI
4 
Ludikhuize A. W., May 2000, A review of RESURF technology, in Proc. IEEE 12th Int. Symp. Power Semicond. Devices ICs (ISPSD), pp. 11-18DOI
5 
Hara K., Kakegawa T., Wada S., Utsumi T., Oda T., May 2017, Low on-resistance high voltage thin layer SOI LDMOS transistors with stepped field plates,, in Proc. IEEE 29th Int. Symp. Power Semicond. Devices ICs (ISPSD), Vol. , No. , pp. 307-310DOI
6 
Duan B., Cao Z., Yuan X., Yuan S., Yang Y., Jan 2015, New Superjunction LDMOS Breaking Silicon Limit by Electric Field Modulation of Buffered Step Doping, IEEE Electron Device Lett., Vol. 36, No. 1, pp. 47-49DOI
7 
Coffie R., Aug 2014, Slant Field Plate Model for Field-Effect Transistors, IEEE Trans. Electron. Devices, Vol. 61, No. 8, pp. 2867-2872DOI
8 
Xia C., Oct 2014, Improvement of SOI Trench LDMOS Performance With Double Vertical Metal Field Plate, IEEE Trans. Electron. Devices, Vol. 61, No. 10, pp. 3477-3482DOI
9 
Chen X., Jun. 1, 1993, Lateral high-voltage semiconductor devices with surface covered by thin film of dielectric material with high permittivity, U.S. Patent 6936907 [Online]. Available: https://patents.google.com/patent/US6936907Google Search
10 
Li J., Li P., Huo W., Zhang G., Zhai Y., Chen X., Sept 2011, Analysis and Fabrication of an LDMOS With High-Permittivity Dielectric, IEEE Electron Device Lett., Vol. 32, No. 9, pp. 1266-1268DOI
11 
Kim J., Kim S. G., Song Q. S., Lee S. Y., Koo J. G., Ma D. S., Sept 1999, Improvement of P-channel SOI LDMOS transistor by adapting a new tapered oxide technique, IEEE Trans. Electron Devices, Vol. 46, No. 9, pp. 1890-1894DOI
12 
Pontes F. M., Lee E. J. H., Leite E. R., Longo E., Varela J. A., Oct 2000, High dielectric constant of SrTiO3 thin films prepared by chemical process, J. Materials Sci., Vol. 35, No. 19, pp. 4783-4787DOI
13 
Chu F., Chen C., Liu X., Mar 2014, Breakdown voltage enhancement of AlGaN/GaN high electron mobility transistors by polyimide/chromium composite thin film passivation, J. Semicond., Vol. 35, No. 3, pp. 034007DOI
14 
Cai X., Frisbie C. D., Leighton C., Dec 2006, Optimized dielectric properties of srtio3:nb/srtio3 (001) films for high field effect charge densities, Appl. Phys. Lett., Vol. 89, No. 24, pp. 242915-DOI
15 
Zhang D., Hu W., Meggs C., Su B., Price T., Iddles D., Lancaster M. J., Button T. W., 2007, Fabrication and characterisation of barium strontium titanate thick film device structures for microwave applications, J. Euro. Ceramic Society, Vol. 27, No. 2-3, pp. 1047-1051DOI
16 
N.V Giridharan , R Varatharajan , R Jayavel , P Ramasamy , 2000, Fabrication and characterisation of (Ba,Sr)TiO3 thin films by sol–gel technique through organic precursor route, Materials Chemistry and Physics, Vol. vol 65, No. 3, pp. 261-265DOI