Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2019-12 (Vol.19 No.06)
  4. 10.5573/JSTS.2019.19.6.527
XML PDF INFO REF

REFERENCES

1 
IDC , April 2014, The Digital Universe of Opportunities: Rich Data and the Increasing Value of the Internet of Things, EMC digital universe with research & analysisGoogle Search
2 
Zypryme , November 2013(4), Global Smart Meter Forecasts, 2012-2020, Smart Grid InsightsGoogle Search
3 
Raoux Simone, et al , 2008, Phase-Change Random Access Memory: A Scalable Technology, IBM Journal of Research and Development, Vol. 52, pp. 465-479DOI
4 
Zilberberg Omer, Weiss Shlomo, Toledo Sivan, 2013, Phase-Change Memory: an Architectural Perspective, Comput. Surveys, Vol. 45DOI
5 
Lee Benjamin C., Ipek Engin, Mutlu Onur, Burger Doug, 2009, Architecting Phase Change Memory as a scalable DRAM Alternative, ISCADOI
6 
Qureshi Moinuddin K., Srinivasan Vijayalakshmi, Rivers Jude A., 2009, Scalable High-Performance Main Memory System using Phase-Change Memory Technology, ISCADOI
7 
JEDEC , 2013, Low-Power Double Data Rate 2 Non-Volatile Memory, JESD209-FGoogle Search
8 
Clarke Peter, Nov 2011, Samsung preps 8-Gbit phase-change memory, EE TimesGoogle Search
9 
Choi Youngdon, et al , A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth, ISSCCDOI
10 
Yoon HanBin, et al , 2011, DynRBLA: A high-performance and energy-efficient row buffer locality-aware caching policy for hybrid memories, SAFARI Technical Report No. 2011-005Google Search
11 
Li Zhongqi, Zhou Ruijin, Li Tao, 2013, Exploring high-performance and energy proportional interface for phase change memory systems, HPCADOI
12 
Park Jaehyun, et al , 2014, Accelerating memory access with address phase skipping in LPDDR2-NVM, JSTS, Vol. 14, No. 6, pp. 741-749Google Search
13 
Park Jaehyun, Shin Donghwa, Lee Hyung Gyu, 2015, Design space exploration of row buffer architecture for phase change memory with LPDDR2-NVM interface, VLSI-SOCDOI
14 
Park Jaehyun, Shin Donghwa, Lee Hyung Gyu, 2015, Prefetch-based dynamic row buffer management for LPDDR2-NVM devices, VLSI-SOCDOI
15 
Srinivasan Viji, Davidson Edward S., Tyson Gary S., Feb 2004, A Prefetch Taxonomy, IEEE Trans. Comput., Vol. 53, No. 2, pp. 26-140DOI
16 
Magnusson Peter S., et al , 2002, Simics: A full system simulation platform, Computer, Vol. 35, No. 2, pp. 50-58DOI
17 
Bienia Christian, Kumar Sanjeev, Singh Jaswinder Pal, Li Kai, 2008, The PARSEC benchmark suite: Characterization and architectural implications, PACTDOI