Cho J. H., Kim J., Lee W. Y., Lee D. U., Kim T. K., Park H. B., Jeong C., Park M.-J., Baek S. G., Choi S., Yoon B. K., Choi Y. J., Lee K. Y., Shim D., Oh J., Kim J., Lee S.-H., Feb 2018, A 1.2V 64Gb 341GB/s HBM2 Stacked DRAM with Spiral Point-to-Point TSV Structure and Improved Bank Group Data Control, in ISSCC Dig. Tech. Papers, pp. 208-209

Tsai M., Chiu R., He E., Chen J. Y., Chen R., Tsai J., Wang Y.-P., 2018, Innovative Packaging Solutions of 3D System in Package with Antenna Integration for IoT and 5G Application, in Proc. 20th Electronics Packaging Technology Conf. (EPTC)

Bogatin E., , Signal Integrity Simplified, Prentice Hall Modern Semiconductor Design Series.

Yi I.-M., Chae M.-K., Hyun S.-H., Bae S.-J., Choi J.-H., Jang S.-J., Kim B., Sim J.-Y., Park H.-J., Jun 2018, A time-based receiver with 2-tap decision feedback equalizer for single-ended mobile DRAM interface, IEEE J. Solid-State Circuits, Vol. 53, No. 1, pp. 144-154

Yi I.-M., Chae M.-K., Hyun S.-H., Bae S.-J., Choi J.-H., Jang S.-J., Kim B., Sim J.-Y., Park H.-J., Feb 2017, A time-based receiver with 2-tap DFE for a 12Gb/s/pin single-ended transceiver of mobile DRAM interface in 0.8V 65 nm CMOS, in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 400-401

Chiu P.-W., Kundu S., Tang Q., Kim C. H., 2017, A 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer, in IEEE Symposium on VLSI Circuits (VLSIC), pp. 56-57

Oh T., Harjani R., 2014, High Performance Multi-Channel High-Speed I/O Circuits, 1st ed. springer, pp. 1-9

Shahramian S., Chan Carusone A., Jul 2015, A 0.41 pJ/bit 10 Gb/s hybrid 2 IIR and 1 discrete-time DFE tap in 28 nm-LP CMOS, IEEE J. Solid-State Circuits, Vol. 50, No. 7, pp. 1722-1735

Shahramian S., Dehlaghi B., Carusone A. C., Dec 2016, Edge-based adaptation for a 1 IIR + 1 discrete-time tap DFE converging in 5 µs, IEEE J. Solid-State Circuits, Vol. 51, No. 12, pp. 3192-3203

Kim B., Liu Y., Dickson T. O., Bulzacchelli J. F., Friedman D. J., Dec 2009, A 10-Gb/s compact low-power serial I/O with DFE-IIR equalization in 65-nm CMOS, IEEE J. Solid-State Circuits, Vol. 44, No. 12, pp. 3526-3538

Choi W.-S., Shu G., Talegaonkar M., Liu Y., Wei D., Hanumolu L. Benini and P. K., Feb 2015, A 0.45-to-0.7V 1-to-6 Gb/s 0.29-to-0.58 pJ/b source-synchronous transceiver using automatic phase calibration in 65 nm CMOS, in IEEE ISSCC Dig. Tech. Papers, pp. 66-67

Ramachandran A., Anand T., Feb 2018, A 0.5-to-0.9V, 3-to-16Gb/s, 1.6-to3.1pJ/b wireline transceiver equalizing 27dB loss at 10Gb/s with clock-domain encoding using integrated pulse-width modulation (IPWM) in 65nm CMOS, in IEEE ISSCC Dig. Tech. Papers., pp. 268-270