Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2021-04 (Vol.21 No.02)
  4. 10.5573/JSTS.2021.21.2.085
XML PDF INFO REF

REFERENCES

1 
Weste N. H. E., Eshraghain K., 2010, Principles of CMOS VLSI Design. 1st Edn, A Systems Perspective Pearson EducationGoogle Search
2 
Verma A. K., Brisk P., Ienne P., 2008, Variable latency speculative addition: A new paradigm for arithmetic circuit design, in Proc. DATE, pp. 1250-1255DOI
3 
Du K., Varman P., Mohanram K., 2012, High performance reliable variable latency carry select addition, in Proc. DATE, pp. 1257-1262DOI
4 
Shin D., Gupta S. K., 2011, A new circuit simplification method for error tolerant appli-cations, Proceedings of the Design Automation Test in Europe Conference Exhibition (DATE), Vol. ieee xplore press, No. Grenoble, pp. 1-6DOI
5 
Zhu N., Goh W. L., Yeo K. S., 2009, An enhanced low-power high-speed adder for error-tolerant application, in Proc. ISIC’09, pp. 69-72Google Search
6 
Zhu N., Goh W. L., Wang G., Yeo K. S., 2010, Enhanced low-power high- speed a d d e r for error tolerant application, in Proc. IEEE Intl. SoC Design Conf., pp. 323-327DOI
7 
Zhu N., Goh W. L., Zhang W., Yeo K. S., Kong Z. H., August 2010, Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing, IEEE Trans. VLSI Systems, Vol. 18, No. 8, pp. 1225-1229DOI
8 
Mahdiani H. R., Ahmadi A., Fakhraie S. M., Lucas C., April 2010, Bio-inspired imprecise computational blocks for efficient vlsi implementation of soft-computing applications, IEEE Trans. Circuits and Systems I: Regular Papers, Vol. 57, No. 4, pp. 850-862DOI
9 
Gupta V., Mohapatra D., Raghunathan A., Roy K., 2013, Low-Power Digital Signal Processing Using Approximate Adders, IEEE Trans. CAD of Integrated Circuits and Systems, Vol. 32, No. 1, pp. 124-137DOI
10 
Yang Z., Jain A., Liang J., Han J., Lombardi F., 2013, Approximate XOR/XNOR-based adders for inexact computing, in Proc. IEEE Intl. Conf. on Nanotechnology, pp. 690-693DOI
11 
Huang J., Lach J., 2011, Exploring the fidelity-efficiency design space using imprecise arithmetic, in Proc. ASPDAC, pp. 579-584DOI
12 
Zhu N., Goh W. L., Yeo K. S., 2011, Ultra low-power high -speed flexible probabilistic adder for error-tolerant applications, in Proc. Intl. SoC Design Conf., pp. 393-396DOI
13 
Esposito D., De Caro D., Napoli E., N.Petra , Strollo A.G.M., 2015, Variable Latency Speculative Han-Carlson Adder, IEEE Trans. on Circuits and Systems I: Regular Papers, I, Vol. 62, No. 5, pp. 1353-1361DOI
14 
Valashani M. A., Mirzakuchaki S., 2016, A novel fast, low power and high-performance XOR-XNOR cell, in Proc. IEEE Int.Symp. Circuits and Syst. (ISCAS), Vol. 1, pp. 694-697DOI
15 
Pankaj Kumar, Rajendra Kumar Sharma, 2016, Low voltage high performance hybrid full adder, Elsevier, Engineering Science and Technology, an international journal, Vol. 19, pp. 559-565DOI
16 
Jiang H., Liu C., Liu L., Lombardi F., Han J., 2017, A review, classification, and comparative evaluation of approximate arithmetic circuits, ACM. Emerg. Technol.Comput. Syst., Vol. 13, No. 4, pp. 60DOI