Mobile QR Code QR CODE

REFERENCES

1 
Vankka J., Halonen K., Dordrecht: 2001, Direct Digital Synthesizers: Theory, Design and Applications, Kluwer Academic PublishersGoogle Search
2 
Moll J., Hils B., Shrestha A., Ehlert A., Krozer V., Thurn K., Vossiek M., Horbak M., Hossain M., Heinrich W., Resch M., Bosse J., 2017, Panel design of a MIMO imaging radar at W-band for space applications, 14$^{th}$ European Radar Conference, pp. 126-129DOI
3 
Shrestha A., Moll J., Raemer A., Horbak M., Krozer V., 2018, 20 GHz Clock Frequency ROM-Less Direct Digital Synthesizer Comprising Unique Phase Control Unit in 0.25 μm SiGe Technology, 13$^{th }$European Microwave Integrated Circuits Conference, pp. 206-209DOI
4 
Stanchina W. E., Jensen J. F., Walden R. H., Hafizi M., Sun H. C., Liu T., Raghavan G., Elliott K. E., Kardos M., Schmitz A. E., Brown Y. K., Montes M. E., Yung M., 1995, An InP-based fab for high-speed digital, analog, mixed-signal, and optoelectronic ICs, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest, pp. 31-34DOI
5 
Aitken A. G., Matsui J., Kaneshiro E. N., Oyama B. K., Sawdai D., Oki A. K., Streit D. C., 2002, Ultra high-speed direct digital synthesizer using InP DHBT technology, IEEE Journal of Solid-State Circuits, Vol. 37, pp. 1115-1119DOI
6 
Eckroot C. G., Long S. I., 1988, A GaAs 4-bit adder-accumulator circuit for direct digital synthesis, IEEE Journal of Solid-State Circuits, Vol. 23, pp. 573-580DOI
7 
Turner S. E., Elder R. B., Jansen D. S., Kotecki D. E., 2005, 4 bit adder-accumulator at 41-GHz clock frequency in InP DHBT technology, IEEE Microwave and Wireless Components Letters, Vol. 15, pp. 144-146DOI
8 
Cao J., 2014, Research on Key Technologies of microwave and millimeter wave integrated circuits based on CMOS technology, Southeast University Nanjing ChinaGoogle Search
9 
He G., Howard J., Le M., Partyka P., Li B., Kim G., Hess R., Bryie R., Lee R., Rustomji S., Pepper J., Kail M., Helix M., Elder R.B., Jansen D.S., Harff N.E., Prairie J.F., Daniel E.S., Gilbert B.K., 2004, Self-aligned InP DHBT with $f_{\mathrm{t}}$ and f}$_{\mathrm{max}}$ over 300 GHz in a new manufactural technology, IEEE Electron Device Letters, Vol. 25, pp. 520-522Google Search
10 
Li X., Wang Z., Zhang Y., Zhang Y., Zhang M., 2018, A 13GS/s One-Bit ADC with 18GHz Analog Bandwith Based On InP DHBT Technology, 14th IEEE International Conference on Solid-State and Integrated Circuit Technology, pp. 1-3DOI
11 
Li X., Zhang Y., Wang Z., Zhang Y., Zhang M., Cheng W., Gao H., 2019, A 14-GHz 8-bit Direct Digital Synthesizer in InP DHBT Technology, IEEE International Symposium on Radio-Frequency Integration Technology, pp. 1-3DOI
12 
Zhang M., Meng Q., Zhang Y., Li X., Zhang Y., Cheng W., 2019, A Broad-Band 1:4 Static Frequency Divider MMIC in InP HBT, IEEE 4th International Conference on Integrated Circuits and Microsystems, pp. 242-245DOI
13 
Ye Q., Zhang Y., Li X., Zhang Y., 2017, A 12-bit 10GSps ultra high speed DAC in InP HBT technology, 2nd IEEE International Conference on Integrated Circuits and Microsystems, pp. 9-12DOI
14 
Razavi B., Ota Y., Swartz R. G., 1994, Design techniques for low-voltage high-speed digital bipolar circuits, IEEE Journal of Solid-State Circuits, Vol. 29, pp. 332-339DOI
15 
Ivanov V. N., 1968, On realization of majority operation (the voting function) in feedback systems, Avtomat I Telemekh, pp. 112-117Google Search
16 
Jensen B. S., Khafaji M. M., Johansen T. K., Krozer V., Scheytt J.C., 2012, Twelve-bit 20-GHz reduced size pipeline accumulator in 0.25 μm SiGe:C technology for direct digital synthesiser applications, IET Circuits Devices & Systems, Vol. 6, pp. 19-27DOI
17 
Bogatin E., 2009, Signal and Power Integrity, Prentice Hall Upper Saddle RiverGoogle Search
18 
Mathew T., Jaganathan S., Scott D., Krishnan S., Wei Y., Urteaga M., Rodwell M., Long S., 2001, 2-bit adder carry and sum logic circuits clocking at 19 GHz clock frequency in transferred substrate HBT technology, Electronics Letters, Vol. 37, pp. 1156-1157DOI
19 
Chen J. W., Wu D. Y., Zhou L. Wu J., Jin Z., Liu X.Y., 2012, A 5.3-GHz 32-bit accumulator designed for direct digital frequency synthesizer, Chinese Science Bulletin, Vol. 57, pp. 2480-2487DOI
20 
Turner S., Kotecki D., 2006, Direct digital synthesizer with ROM-less architecture at 13-GHz clock frequency in InP DHBT technology, IEEE Microwave and Wireless Components Letters, Vol. 16, pp. 296-298DOI
21 
Elliott K., 2005, Direct digital synthesis for enabling next generation RF systems, IEEE Compound Semiconductor Integrated Circuit Symposium, pp. 125-128DOI
22 
Turner S., Kotecki D., 2006, Direct digital synthesizer with sine-weighted DAC at 32-GHz clock frequency in InP DHBT technology, IEEE Journal of Solid-State Circuits, Vol. 41, pp. 2284-2290DOI