Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2022-12 (Vol.22 No.06)
  4. 10.5573/JSTS.2022.22.6.436
XML PDF INFO REF

References

1 
Fredenburg J. A., Flynn M. P., 2012, A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC, IEEE Journal of Solid-State Circuits, Vol. 47, No. 12, pp. 2898-2904DOI
2 
Chen Z., Miyahara M., Matsuzawa A., 2015, A 9.35-ENOB, 14.8 fJ/conv.-step Fully-Passive Noise-Shaping SAR ADC, in 2015 Symposium on VLSI Circuits (VLSI Circuits), pp. C64-C65DOI
3 
Chen Z., Miyahara M., Matsuzawa A., 2016, A 2nd Order Fully-Passive Noise-Shaping SAR ADC with Embedded Passive Gain, in 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 309-312DOI
4 
Guo W., Sun N., 2016, A 12b-ENOB 61µW Noise-Shaping SAR ADC with a Passive Integrator, in ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, pp. 405-408DOI
5 
Obata K., Matsukawa K., Miki T., Tsukamoto Y., Sushihara K., 2016, A 97.99 dB SNDR, 2 kHz BW, 37.1 µW Noise-Shaping SAR ADC with Dynamic Element Matching and Modulation Dither Effect, in 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), pp. 1-2DOI
6 
Shu Y. S., Kuo L. T., Lo T. Y., 2016, An Oversampling SAR ADC With DAC Mismatch Error Shaping Achieving 105 dB SFDR and 101 dB SNDR Over 1 kHz BW in 55 nm CMOS, IEEE Journal of Solid-State Circuits, Vol. 51, No. 12, pp. 2928-2940DOI
7 
Garvik H., Wulff C., Ytterdal T., 2017, An 11.0 bit ENOB, 9.8 fJ/conv.-step Noise-Shaping SAR ADC Calibrated by Least Squares Estimation, in 2017 IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4DOI
8 
Guo W., Zhuang H., Sun N., 2017, A 13b-ENOB 173dB-FoM 2nd-Order NS SAR ADC with Passive Integrators, in 2017 Symposium on VLSI Circuits, pp. C236-C237DOI
9 
Lin Y. Z., Tsai C. H., Tsou S. C., Chu R. X., Lu C. H., 2017, A 2.4-mW 25-MHz BW 300-MS/s Passive Noise Shaping SAR ADC with Noise Quantizer Technique in 14-nm CMOS, in 2017 Symposium on VLSI Circuits, pp. C234-C235DOI
10 
Liu C. C., Huang M. C., 2017, A 0.46mW 5MHz-BW 79.7dB-SNDR Noise-Shaping SAR ADC with Dynamic-Amplifier-based FIR-IIR Filter, in 2017 IEEE International Solid-State Circuits Conference (ISSCC), pp. 466-467DOI
11 
Miyahara M., Matsuzawa A., 2017, An 84 dB Dynamic Range 62.5-625 kHz Bandwidth Clock-Scalable Noise-Shaping SAR ADC with Open-Loop Integrator using Dynamic Amplifier, in 2017 IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4DOI
12 
Hwang Y., Song Y., Park J., Jeong D., 2018, A 0.6-to-1V 10k-to-100kHz BW 11.7b-ENOB Noise-Shaping SAR ADC for IoT Sensor Applications in 28-nm CMOS, in 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 247-248DOI
13 
Li S., Qiao B., Gandara M., Sun N., 2018, A 13-ENOB 2nd-Order Noise-Shaping SAR ADC Realizing Optimized NTF zeros using an Error-Feedback Structure, in 2018 IEEE International Solid - State Circuits Conference - (ISSCC), pp. 234-236DOI
14 
Shi L., Zhang Y., Wang Y., Kareppagoudr M., Sadollahi M., Temes G. C., 2018, A 13b-ENOB Noise Shaping SAR ADC with a Two-Capacitor DAC, in 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 153-156DOI
15 
Garvik H., Wulff C., Ytterdal T., 2019, A 68 dB SNDR Compiled Noise-Shaping SAR ADC With On-Chip CDAC Calibration, in 2019 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 193-194DOI
16 
Jie L., Zheng B., Flynn M. P., 2019, A Calibration-Free Time-Interleaved Fourth-Order Noise-Shaping SAR ADC, IEEE Journal of Solid-State Circuits, Vol. 54, No. 12, pp. 3386-3395DOI
17 
Kim T., Chae Y., 2019, A 2MHz BW Buffer-Embedded Noise-Shaping SAR ADC Achieving 73.8dB SNDR and 87.3dB SFDR, in 2019 IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4DOI
18 
Lin Y. Z., Lin C. Y., Tsou S. C., Tsai C. H., Lu C. H., 2019, 20.2 A 40MHz-BW 320MS/s Passive Noise-Shaping SAR ADC With Passive Signal-Residue Summation in 14nm FinFET, in 2019 IEEE International Solid- State Circuits Conference - (ISSCC), pp. 330-332DOI
19 
Yoon J. S., Hong J., Kim J., 2019, A Digitally-Calibrated 70.98dB-SNDR 625kHz-Bandwidth Temperature-Tolerant 2nd-order Noise-Shaping SAR ADC in 65nm CMOS, in 2019 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 195-196DOI
20 
Jiao Z., et al , 2020, A Configurable Noise-Shaping Band-Pass SAR ADC With Two-Stage Clock-Controlled Amplifier, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 67, No. 11, pp. 3728-3739DOI
21 
Jie L., Zheng B., Chen H. W., Flynn M. P., 2020, A Cascaded Noise-Shaping SAR Architecture for Robust Order Extension, IEEE Journal of Solid-State Circuits, Vol. 55, No. 12, pp. 3236-3247DOI
22 
Li S., 2020, A kT/C-Noise-Cancelled Noise-Shaping SAR ADC with a Duty-Cycled Amplifier, in 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 758-761DOI
23 
Liu J., Wang X., Gao Z., Zhan M., Tang X., Sun N., 2020, A 40kHz-BW 90dB-SNDR Noise-Shaping SAR with 4×Passive Gain and 2nd-Order Mismatch Error Shaping, in 2020 IEEE International Solid- State Circuits Conference - (ISSCC), pp. 158-160DOI
24 
Shi L., Thaigarajan E., Singh R., Hancioglu E., Moon U. K., Temes G., 2020, Noise-Shaping SAR ADC Using a Two-Capacitor Digitally Calibrated DAC with 85.1 dB DR and 91 dB SFDR, in 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 353-356DOI
25 
Tang X., et al , 2020, A 13.5-ENOB, 107-μW Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier, IEEE Journal of Solid-State Circuits, Vol. 55, No. 12, pp. 3248-3259DOI
26 
Zhang Y., Liu S., Tian B., Zhu Y., Chan C. H., Zhu Z., 2020, A 2nd-Order Noise-Shaping SAR ADC With Lossless Dynamic Amplifier Assisted Integrator, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 67, No. 10, pp. 1819-1823DOI
27 
Chen C. C., Hsieh C. C., 2021, A 12-ENOB Second-Order Noise Shaping SAR ADC with PVT-insensitive Voltage-Time-Voltage Converter, in 2021 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 1-3DOI
28 
Lin C. Y., Lin Y. Z., Tsai C. H., Lu C. H., pp. 378-380, An 80MHz-BW 640MS/s Time-Interleaved Passive Noise-Shaping SAR ADC in 22nm FDSOI Process, in 2021 IEEE International Solid- State Circuits Conference (ISSCC), Vol. 2021DOI
29 
Liu J., Li D., Zhong Y., Tang X., Sun N., 2021, A 250kHz-BW 93dB-SNDR 4th-Order Noise-Shaping SAR Using Capacitor Stacking and Dynamic Buffering, in 2021 IEEE International Solid- State Circuits Conference (ISSCC), Vol. 64, pp. 369-371DOI
30 
Wang T. H., Wu R., Gupta V., Tang X., Li S., 2021, A 13.8-ENOB Fully Dynamic Third-Order Noise-Shaping SAR ADC in a Single-Amplifier EF-CIFF Structure With Hardware-Reusing kT/C Noise Cancellation, IEEE Journal of Solid-State Circuits, Vol. 56, No. 12, pp. 3668-3680DOI
31 
Zhuang H., Liu J., Tang H., Peng X., Sun N., 2021, A Fully Dynamic Low-Power Wideband Time-Interleaved Noise-Shaping SAR ADC, IEEE Journal of Solid-State Circuits, Vol. 56, No. 9, pp. 2680-2690DOI
32 
Zhang H., Zhu Y., Chan C. H., Martins R. P., 2021, A 25MHz-BW 75dB-SNDR Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Background Offset Calibration, in 2021 IEEE International Solid- State Circuits Conference (ISSCC), Vol. 64, pp. 380-382DOI
33 
Wang T., Xie T., Liu Z., Li S., 2022, An 84dB-SNDR Low-OSR 4th-Order Noise-Shaping SAR with an FIA-Assisted EF-CRFF Structure and Noise-Mitigated Push-Pull Buffer-in-Loop Technique, in 2022 IEEE International Solid- State Circuits Conference (ISSCC), Vol. 65, pp. 418-420DOI
34 
Yi P., Liang Y., Liu S., Xu N., Fang L., Hao Y., 2022, A 625kHz-BW, 79.3dB-SNDR Second-Order Noise-Shaping SAR ADC Using High-Efficiency Error-Feedback Structure, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 69, No. 3, pp. 859-863DOI
35 
Zhang et al Q., 2022, A 13-Bit ENOB Third-Order Noise-Shaping SAR ADC Employing Hybrid Error Control Structure and LMS-Based Foreground Digital Calibration, IEEE Journal of Solid-State Circuits, pp. 1-1DOI
36 
Jie L., et al , 2021, An Overview of Noise-Shaping SAR ADC: From Fundamentals to the Frontier, IEEE Open Journal of the Solid-State Circuits Society, Vol. 1, pp. 149-161DOI
37 
Salgado G. M., O’Hare D., O’Connell I., 2021, Recent Advances and Trends in Noise Shaping SAR ADCs, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 68, No. 2, pp. 545-549DOI
38 
Shen L., Gao Z., Yang X., Shi W., Sun N., 2021, A 79dB-SNDR 167dB-FoM Bandpass ΔΣ ADC Combining N-Path Filter with Noise-Shaping SAR, in 2021 IEEE International Solid- State Circuits Conference (ISSCC), Vol. 64, pp. 382-384DOI
39 
Chandrasekaran S. T., Bhanushali S. P., Pietri S., Sanyal A., 2022, OTA-Free 1-1 MASH ADC Using Fully Passive Noise-Shaping SAR & VCO ADC, IEEE Journal of Solid-State Circuits, Vol. 57, No. 4, pp. 1100-1111DOI
40 
Guo Y., Jin J., Liu X., Zhou J., 2022, A 60-MS/s 5-MHz BW Noise-Shaping SAR ADC With Integrated Input Buffer Achieving 84.2-dB SNDR and 97.3-dB SFDR Using Dynamic Level-Shifting and ISI-Error Correction, IEEE Journal of Solid-State Circuits, pp. 1-12DOI
41 
Li H., Shen Y., Xin H., Cantatore E., Harpe P., 2022, A 7.3-uW 13-ENOB 98-dB SFDR Noise-Shaping SAR ADC With Duty-Cycled Amplifier and Mismatch Error Shaping, IEEE Journal of Solid-State Circuits, Vol. 57, No. 7, pp. 2078-2089DOI
42 
Murmann B., 2022, ADC Performance Survey 1997-2022, https://web.stanford.edu/~murmann/adcsurvey.htmlURL
43 
Ahmed I., Mulder J., Johns D. A., 2010, A Low-Power Capacitive Charge Pump Based Pipelined ADC, IEEE Journal of Solid-State Circuits, Vol. 45, No. 5, pp. 1016-1027DOI
44 
Plassche R. J. V. D., 1976, Dynamic element matching for high-accuracy monolithic D/A converters, IEEE Journal of Solid-State Circuits, Vol. 11, No. 6, pp. 795-800DOI
45 
Baird R. T., Fiez T. S., 1995, Linearity Enhancement of Multibit Delta Sigma A/D and D/A Converters using Data Weighted Averaging, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 42, No. 12, pp. 753-762DOI
46 
Kapusta R., Zhu H., Lyden C., 2014, Sampling Circuits That Break the kT/C Thermal Noise Limit, IEEE Journal of Solid-State Circuits, Vol. 49, No. 8, pp. 1694-1701DOI
47 
Li Z., et al , 2020, A SAR ADC with Reduced kT/C Noise by Decoupling Noise PSD and BW, in 2020 IEEE Symposium on VLSI Circuits, pp. 1-2DOI
48 
Liu J., Tang X., Zhao W., Shen L., Sun N., 2020, A 13-bit 0.005-mm2 40-MS/s SAR ADC With kT/C Noise Cancellation, IEEE Journal of Solid-State Circuits, Vol. 55, No. 12, pp. 3260-3270DOI
49 
Liu J., Li S., Guo W., Wen G., Sun N., 2018, A 0.029mm2 17-FJ/Conv.-Step CT Delta-Sigma ADC with 2nd-Order Noise-Shaping SAR Quantizer, in 2018 IEEE Symposium on VLSI Circuits, pp. 201-202DOI
50 
Song Y., Zhu Y., Chan C., Geng L., Martins R. P., 2018, A 77dB SNDR 12.5MHz Bandwidth 0–1 MASH ∑Δ ADC Based on the Pipelined-SAR Structure, in 2018 IEEE Symposium on VLSI Circuits, pp. 203-204DOI
51 
Song Y., Zhu Y., Chan C. H., Martins R. P., 2020, A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial-Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration, in 2020 IEEE International Solid- State Circuits Conference - (ISSCC), pp. 164-166DOI