Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2023-04 (Vol.23 No.02)
  4. 10.5573/JSTS.2023.23.2.118
XML PDF INFO REF

References

1 
K. Yoshioka et al., "A 0.7V 12b 160MS/s 12.8fJ/conv-step pipelined-SAR ADC in 28nm CMOS with digital amplifier technique," IEEE International Solid-State Circuits Conference (ISSCC), pp. 478-479, Feb., 2017.DOI
2 
J. Park, T. An, G. Ahn, and S. Lee, "A 12.1 fJ/Conv.-Step 12b 140 MS/s 28-nm CMOS Pipelined SAR ADC Based on Energy-Efficient Switching and Shared Ring Amplifier," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 66, no. 7, pp. 1119-1123, Jul., 2019.DOI
3 
B. Verbruggen, M. Iriguchi, and J. Craninckx, "A 1.7 mW 11b 250 MS/s 2-Times Interleaved Fully Dynamic Pipelined SAR ADC in 40 nm Digital CMOS," IEEE J. Solid-State Circuits, vol. 47, no. 12, pp. 2880-2887, Dec., 2012.DOI
4 
S. Wong, U. Chio, Y. Zhu, S. Sin, S. U, and R. P. Martins, "A 2.3 mW 10-bit 170 MS/s Two-Step Binary-Search Assisted Time-Interleaved SAR ADC," IEEE J. Solid-State Circuits, vol. 48, no. 8, pp. 1783-1794, Aug., 2013.DOI
5 
C. Liu, C. Kuo, and Y. Lin, "A 10 bit 320 MS/s Low-Cost SAR ADC for IEEE 802.11ac Applications in 20 nm CMOS," IEEE J. Solid-State Circuits, vol. 50, no. 11, pp. 2645-2654, Nov., 2015.DOI
6 
S. Sunny, Y. Chen, and C. C. Boon, "A 4.06 mW 10-bit 150 MS/s SAR ADC With 1.5-bit/cycle Operation for Medical Imaging Applications," IEEE Sensors Journal, vol. 18, no. 11, pp. 4553-4560, Jun., 2018.DOI
7 
V. Tripathi and B. Murmann, "An 8-bit 450-MS/s single-bit/cycle SAR ADC in 65-nm CMOS," Proc. IEEE Eur. Solid-Stage Circuits Conf. (ESSCIRC), pp. 117-120, Oct., 2013.DOI
8 
Y. Liang, R. Ding, and Z. Zhu, "A 9.1ENOB 200MS/s Asynchronous SAR ADC With Hybrid Single-Ended/Differential DAC in 55-nm CMOS for Image Sensing Signals," IEEE Sensors Journal, vol. 18, no. 17, pp. 7130-7140, Sep., 2018.DOI
9 
J. Song, X. Tang, and N. Sun, "A 10-b 2b/cycle 300MS/s SAR ADC with a single differential DAC in 40nm CMOS," IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4, May, 2017.DOI
10 
Kang, Hyun-Wook, et al. "A Time-Interleaved 12-b 270-MS/s SAR ADC with Virtual-Timing-Reference Timing-Skew Calibration Scheme," IEEE J. of Solid-State Circuits, vol. 53, no. 9, pp. 2584-2594, Sep., 2018.DOI
11 
J. G. Lim et al., “A Non-binary C-R Hybrid DAC for 12b 100MS/s CMOS SAR ADCs with Fast Residue Settling,” J. Semicoductor Technology and Science (JSTS), vol. 21, no. 4, pp. 255-262, Aug., 2021.DOI
12 
H. Hong et al., "An 8.6 ENOB 900MS/s Time-Interleaved 2b/cycle SAR ADC with a 1b/cycle Reconfiguration for Resolution Enhancement," IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 470-471, Feb., 2013.DOI
13 
H. Hong et al., "A Decision-Error-Tolerant 45 nm CMOS 7b 1 GS/s Nonbinary 2b/Cycle SAR ADC," IEEE J. Solid-State Circuits, vol. 50, no. 2, pp. 543-555, Feb., 2015.DOI
14 
Samaneh Babayan-Mashhadi and Reza Lotfi, "Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator," IEEE Transactions on Very Large Sacle Integration (VLSI) Systems, vol. 22, no. 2, pp. 343-352, Feb., 2014.DOI
15 
L. Chen et al., " Comparator common-mode variation effects analysis and its application in SAR ADCs," IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2014-2017, May., 2016.DOI
16 
B. P. Ginsburg et al., “500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC,” IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 739-747, Apr., 2007.DOI
17 
C. C. Liu, S. J. Chang, G. Y. Huang, and Y. Z Lin, “A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure. IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 731-740, Apr., 2010.DOI
18 
W. Kim et al., "A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC," IEEE J. Solid-State Circuits, vol. 51, no. 8, pp. 1826-1839, Aug., 2016.DOI
19 
Y. Chung and C. W. Yen, “An 11-bit 100-MS/s Subranged-SAR ADC in 65-nm CMOS,” IEEE Transactions on Very Large Sacle Integration (VLSI) Systems, vol. 25, no. 12, pp. 3434-3443, Dec., 2017.DOI
20 
S. Liu et al., “A 125 MS/s 10.4 ENOB 10.1 fJ/conv-step Multi-Comparator SAR ADC with Comparator Noise Scaling in 65nm CMOS, IEEE Eur. Solid-Stage Circuits Conf. (ESSCIRC), pp. 22-25, Sep., 2018.DOI
21 
K. I. Cho et al., "A 10-b 320-MS/s Dual-Residue Pipelined SAR ADC with Binary Search Current Interpolator," IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4, Apr., 2019.DOI
22 
Y. H. Chung and Y. M Hsu, "A 12-Bit 100-MS/s Subrange SAR ADC With a Foreground Offset Tracking Calibration Scheme," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 66, no. 7, pp. 1094-1098, Jul., 2019.DOI
23 
J. Zhang, X. Ren, S. Liu, and C. H Chan, "An 11-bit 100-MS/s Pipelined-SAR ADC Reusing PVT-Stabilized Dynamic Comparator in 65-nm CMOS," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 67, no. 7, pp. 1174-1178, Jul., 2020.DOI
24 
S. Y. Lim et al., "An Input-buffer Embedding Dual-residue Pipelined-SAR ADC with Nonbinary Capacitive Interpolation," IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 1-3, Nov., 2021.DOI