Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2023-04 (Vol.23 No.02)
  4. 10.5573/JSTS.2023.23.2.138
XML PDF INFO REF

References

1 
J. H. Kim, C. Kim, K. Kim, J. Lee. H.-J. Yoo, and J.-Y. Kim, “An Ultra-low-power Mixed-mode Face Recognition Processor for Always-on User Authenication in Mobile Device,” IEIE Journal of Semiconductor Technology and Science, Vol. 20, No. 6, pp. 499-509, Dec., 2020.DOI
2 
S. Ryu, “Review and Analysis of Variable Bit-precision MAC Microarchitectures for Energy-efficient AI Computation,” IEIE Journal of Semiconductor Technology and Science, Vol. 22, No. 5, pp. 353-360, Oct., 2022.DOI
3 
J. Koo, J. Kim, S. Ryu, C. Kim, J.-J. Kim, “Area-efficient Transposable Crossbar Synapse Memory Using 6T SRAM Bit Cell for Fast Online Learning of Neuromorphic Processors,” IEIE Journal of Semiconductor Technology and Science, Vol. 20, No. 2, pp. 195-203, Apr., 2020.Google Search
4 
W. Shin and N. Baek, “Optimizing Ultra High-resolution Video Processing on Mobile Architecture with Massively Parallel Processing,” IEIE Transactions on Smart Processing and Computing, Vol. 10, No. 2, pp. 84-89, Apr., 2021.DOI
5 
T. Moreau, A. Sampson, and L. Ceze, “Approximate Computing: Making Mobile Systems More Efficient,” IEEE Pervasive Computing, Vol. 14, No. 2, pp. 9-13, Apr.-Jun., 2015.DOI
6 
H. Seok, H. Seo, J. Lee, and Y. Kim, “Design Optimization of a 4-2 Compressor for Low-Cost Approximate Multipliers,” IEIE Transactions on Smart Processing and Computing, Vol. 11, No. 6, pp. 455-461, Dec., 2022.DOI
7 
Y. Chung and Y. Kim, “Comparison of Approximate Computing with Sobel Edge Detection,” IEIE Transactions on Smart Processing and Computing, Vol. 10, No. 4, pp. 355-361, Aug., 2021.DOI
8 
Y. S. Yang and Y. Kim, “Approximate Digital Leaky Integrate-and-Fire Neurons for Energy Efficient Spiking Neural Networks,” IEIE Transactions on Smart Processing and Computing, Vol. 9, No. 3, pp. 252-259, Jun., 2020.DOI
9 
J. Baik and Y. Kim, “A High-Throughput and Energy-Efficient SHA-256 Design using Approximate Arithmetic,” IEIE Transactions on Smart Processing and Computing, Vol. 11, No. 5, pp. 455-461, Oct., 2022.DOI
10 
Y. Kim, Y. Zhang, and P. Li, “Energy Efficient Approximate Arithmetic for Error Resilient Neuromorphic Computing,” IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov., 2013.DOI
11 
Y. Kim, Y. Zhang, and P. Li, “An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 23, No. 11, pp. 2733-2737, Nov., 2015.DOI
12 
V. Gupta, D. Mohapatra, and A. Raghunathan, K. Roy, “Low-Power Digital Signal Processing Using Approximate Adders,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 32, No. 1, pp. 124-137, Jan., 2013.DOI
13 
H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, “Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications,” IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 57, No. 4, pp. 850-862, Apr., 2010.DOI
14 
A. Dalloo, A. Najafi, and A. Garcia-Ortiz, “Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 26, No. 8, pp. 1595-1599, Aug., 2018.DOI
15 
H. Seo, J. Lee, D. Lee, B. Kim, and Y. Kim, “Design and Analysis of a Low-cost Approximate Adder with OR and Zero Truncation,” IEIE Transactions on Smart Processing and Computing, Vol. 10, No. 4, pp. 309-314, Aug., 2021.DOI
16 
N. Zhu, W. L. Goh, W. Zhang, K. S. Yeo, and Z. H. Kong, “Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 18, No. 8, pp. 1225-1229, Aug., 2010.DOI
17 
J. Lee, H. Seo, Y. Kim, and Y. Kim, “Approximate Adder Design with Simplified Lower-part Approximation,” IEICE Electronics Express, Vol. 17, No. 15, pp. 20200218, Jul., 2020.DOI
18 
H. Seo, Y. S. Yang, and Y. Kim, “An Energy-Efficient Imprecise Adder with a Lower-part Constant Approximation,” International SoC Design Conference (ISOCC), pp. 143-144, Oct., 2020.DOI
19 
F. Frustaci, S. Perri, P. Corsonello, and M. Alioto, “Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 27, No. 4, pp. 964-968, Apr., 2019.DOI
20 
P. Balasubramanian, R. Nayar, D. L. Maskell, and N. E. Mastorakis, “An Approximate Adder With a Near-Normal Error Distribution: Design, Error Analysis and Practical Application,” IEEE Access, Vol. 9, pp. 4518-4530, 2021.DOI
21 
W. Choi, M. Shim, H. Seok, and Y. Kim, “DCPA: Approximate Adder Design Exploiting Dual Carry Prediction,” IEICE Electronics Express, Vol. 18, No. 23, pp. 20210431, Dec., 2021.DOI
22 
H. Seok, H. Seo, J. Lee, and Y. Kim, “COREA: Delay- and Energy-Efficient Approximate Adder Using Effective Carry Speculation,” Electronics, Vol. 10, No. 18, pp. 2234, Sep., 2021.DOI
23 
J. Lee, H. Seo, H. Seok, and Y. Kim, “A Novel Approximate Adder Design Using Error Reduced Carry Prediction and Constant Truncation,” IEEE Access, Vol. 9, pp. 119939-119953, Aug., 2021.DOI
24 
H. Seo, Y. S. Yang, and Y. Kim, “Design and Analysis of an Approximate Adder with Hybrid Error Reduction,” Electronics, Vol. 9, No. 3, pp. 471, Mar., 2020.DOI
25 
H. Seo and Y. Kim, “A New Approximate Adder with Duplicate-Constant Scheme for Energy Efficient Applications,” IEEE International Conference on Consumer Electronics - Asia (ICCE-Asia), pp. 1-2, Nov., 2020.DOI
26 
H. Seo, J. Lee, H. Seok, and Y. Kim, “Design of an Accuracy Enhanced Imprecise Adder with Half Adder-based Approximation,” International SoC Design Conference (ISOCC), pp. 153-154, Oct., 2021.DOI
27 
H. Seok, H. Seo, J. Lee, and Y. Kim, “Design of Approximate Adder using AND-based Carry Prediction,” IEIE Summer Annual Conference, pp. 476-479, Aug., 2020.URL
28 
A. Raha, H. Jayakumar, and V. Raghunathan, "Input-based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 24, No. 3, pp. 846-857, Mar., 2016.DOI
29 
H. Jiang, F. J. H. Santiago, H. Mo, L. Liu, and J. Han, “Approximate Arithmetic Circuits: A Survey, Characterization, and Recent Applications,” Proceedings of the IEEE, Vol. 108, No. 12, pp. 2108-2135, Dec., 2020.DOI
30 
H. R. Myler and A. R. Weeks, The Pocket Handbook of Image Processing Algorithms in C, Prentice-Hall, Inc., USA, 1993.URL