C. Duvvury, “A guide to short-channel effects in MOSFETs,” IEEE Circuits Syst. Mag, vol. 2, no. 6, pp. 6-10, Nov. 1986

M. Jurczak, N. Collaert, A. Veloso, T. Hoffmann and S. Biesemans, “Review of FINFET technology,” in 2009 IEEE International SOI Conference, 2009, pp. 1-4

J. Y. Song, W. Y. Choi, J. H. Park, J. D. Lee, and B.-G. Park, “Design optimization of gate-all-around (GAA) MOSFETs,” IEEE Trans. on Nanotechnology, vol. 5, no. 3, pp. 186-191, May 2006

D.-W. Cha and J.-Y. Park. “Impact of Dielectrics in SOI FinFET for Lower Power Consumption in Punch-through Current-based Local Thermal Annealing,” J. Semicond. Technol. Sci, vol. 21, no. 3, pp. 222-228, Jun 2021

S.-D. Kim, M. Guillorn, I. Lauer, P. Oldiges, T. Hook and M. -H. Na, “Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond,” in 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2015, pp. 1-3

N. Loubet et al., “Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET,” in 2017 Symposium on VLSI Technology, 2017, pp. T230-T231

U. K. Das and T. K. Bhattacharyya, “Opportunities in Device Scaling for 3-nm Node and Beyond: FinFET Versus GAA-FET Versus UFET,” in IEEE Trans. Electron Devices, vol. 67, no. 6, pp. 2633-2638, Jun. 2020

U. K. Das, G. Eneman, R. S. R. Velampati, Y. S. Chauhan, K. B. Jinesh and T. K. Bhattacharyya, “Consideration of UFET Architecture for the 5 nm Node and Beyond Logic Transistor,” IEEE J. Electron Devices Soc, vol. 6, pp. 1129-1135, 2018

H.-J. Kim and H.-J. Park. “Extension of DRAM Retention Time at 77 Kelvin by Replacing Weak Rows with Large GIDL Current,” J. Semicond. Technol. Sci, vol. 22, no. 3, pp. 133-138, Jun. 2022

H.-W. Kim and J.-H. Kim. “Study on the Influence of Drain Voltage on Work Function Variation Characteristics in Tunnel Field-effect Transistor,” J. Semicond. Technol. Sci, vol. 20, no. 6, pp. 558-564, Dec 2020

Y.-C. Yeo, T.-J. King, and C. Hu, “Direct tunneling leakage current and scalability of alternative gate dielectrics,” Appl. Phys. Lett., vol. 81, no. 11, pp. 2091–2093, Dec. 2002

G. -B. Lee, C. -K. Kim, M. -S. Yoo, J. Hur and Y. -K. Choi, “Effect of OFF-State Stress on Gate-Induced Drain Leakage by Interface Traps in Buried-Gate FETs” in IEEE Trans. Electron Devices, vol. 66, no. 12, pp. 5126-5132, Dec. 2019

V. Kilchytska, T.M. Chung, B. Olbrechts, Ya. Vovk, J.-P. Raskin, D. Flandre, “Electrical characterization of true Silicon-On-Nothing MOSFETs fabricated by Si layer transfer over a pre-etched cavity,” J. Solid State Electrochem, vol. 51, no. 9, pp. 1238-1244, Sep. 2007