Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2023-06 (Vol.23 No.03)
  4. 10.5573/JSTS.2023.23.3.196
XML PDF INFO REF

References

1 
J.-k. Kang, et al, “Highly Reliable Cell Characteristics with CSOB(Channel-hole Sidewall ONO Butting) Scheme for 7th Generation 3D-NAND,” 2021 IEEE International Electron Devices Meeting, IEDM 2021, pp. 10.1.1-10.1.4, Dec., 2021.DOI
2 
C. Liu, et al, “{PEN}: Design and Evaluation of {Partial-Erase} for 3D {NAND-Based} High Density {SSDs},” 16th USENIX Conference on File and Storage Technologies (FAST 18), pp. 67-82, 2018URL
3 
Y. Kim, et al, “Three-Dimensional NAND Flash Architecture Design Based on Single-Crystalline STacked ARray,” IEEE Transactions on Electron Devices, Vol. 59, Issue 1, pp. 35-45, 2012DOI
4 
A. Goda, “Recent progress on 3D NAND flash technologies,” Electronics, Vol. 10, Issue 24, pp. 3156, 2021DOI
5 
S.-K. Park, “Technology Scaling Challenge and Future Prospects of DRAM and NAND Flash Memory,” 2015 IEEE International Memory Workshop, IMW 2015, pp. 1-4, May, 2015.DOI
6 
G. Malavena, “Modeling of GIDL–Assisted Erase in 3–D NAND Flash Memory Arrays and Its Employment in NOR Flash–Based Spiking Neural Networks,” Special Topics in Information Technology, Springer, Cham, pp. 43-53, 2022DOI
7 
G. Malavena, et al, “Compact modeling of GIDL-assisted erase in 3-D NAND Flash strings,” Journal of Computational Electronics, Vol. 18, Issue 2, pp. 561-568, 2019DOI
8 
G. Malavena, et al, “Investigation and Compact Modeling of the Time Dynamics of the GIDL-Assisted Increase of the String Potential in 3-D NAND Flash Arrays,” IEEE Transactions on Electron Devices, Vol. 65, Issue 7, pp. 2804-2811, 2018DOI
9 
Y. Komori, et al, “Disturbless flash memory due to high boost efficiency on BiCS structure and optimal memory film stack for ultra high density storage device,” 2008 IEEE International Electron Devices Meeting, IEDM 2008, pp. 1-4, Dec., 2008.DOI
10 
H.-N Yoo, et al, “First Demonstration of 1-bit Erase in Vertical NAND Flash Memory,” 2022 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2022, pp. 304-305, Jul., 2022.DOI
11 
SentaurusTM Device User Guide, Synopsys, 2015.URL
12 
H.-J Kang, et al, “Comprehensive analysis of retention characteristics in 3-D NAND flash memory cells with tube-type poly-Si channel structure,” 2015 IEEE Symposium on VLSI Technology, T182-T183, 2015.DOI
13 
N. Choi, et al, “Effect of Nitrogen Content in Tunneling Dielectric on Cell Properties of 3-D NAND Flash Cells,” IEEE Electron Device Letters, Vol. 40, Issue 5, pp. 702-705, 2019DOI
14 
S. J. Baik, et al, “Charge diffusion in silicon nitrides: Scalability assessment of nitride based flash memory,” 2011 International Reliability Physics Symposium, pp. 6B.4.1-6B.4.6, 2011DOI
15 
G.-H. Lee, et al, “Physical modeling of program and erase speeds of metal–oxide–nitride–oxide–silicon cells with three-dimensional gate-all-around architecture,” Japanese Journal of Applied Physics, Vol. 53, pp. 14201, 2013DOI
16 
H. Oh, et al, “Threshold voltage variation depending on single grain boundary and stored charges in an adjacent cell for vertical silicon–oxide–nitride–oxide–silicon NAND flash memory,” Japanese Journal of Applied Physics, Vol. 57, Issue 1, pp. 04FE17, 2018DOI
17 
H.-N Yoo, et al, “Effect of Lateral Charge Diffusion on Retention Characteristics of 3D NAND Flash Cells,” IEEE Electron Device Letters, Vol. 42, Issue 8, pp. 1148-1151, 2021DOI