Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-04 (Vol.25 No.02)
  4. 10.5573/JSTS.2025.25.2.134
XML PDF INFO REF

References

1 
M. Sun, H. W. Baac and C. Shin, ``Simulation study: The impact of structural variations on the characteristics of a buried-channel-array transistor (BCAT) in DRAM,'' Micromachines, vol. 13, 1476, Sep. 2022.DOI
2 
S. Park, G. Oh, B. Yoo, M. Jeong, K. Lee, and S. Lee, ``Self-Aligned in 2Pitch Cell Array Transistor (S2CAT) for 4F2 Based DRAM Generation Extension,'' Proc. of 2023 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, pp. 1-4, 2023.DOI
3 
J. Chen, F. Assaderaghi, P.-K. Ko, and C. Hu, ``The enhancement of gate-induced-drain-leakage (GIDL) current in short-channel SOI MOSFET and its application in measuring lateral bipolar current gain beta,'' IEEE Electron Device Letters, vol. 13, no. 11, pp. 572-574, Nov. 1992DOI
4 
J. -W. Han, M. Suh, G. Lee, and J. Kim, ``Overhang saddle fin sidewall structure for highly reliable DRAM operation,'' IEEE Access, vol.11, pp. 82738-82743, 2023.DOI
5 
J. Im, H. Kim, J. Kim, S. Woo, T. Kwon, and Y. J. Yoon, ``Analysis of row hammer and passing gate effect in DRAM cells by BCAT structural design,'' Proc. of IEEE Silicon Nanoelectronics Workshop (SNW), Honolulu, HI, USA, pp. 91-92, 2024.DOI
6 
L. Zhou, X. Ye, R. Wang, and Z. Ji, ``Unveiling row press in sub-20 nm DRAM through comparative analysis With row hammer: From leakage mechanisms to key features,'' IEEE Transactions on Electron Devices, vol. 71, no. 8, pp. 4677-4684, Aug. 2024.DOI
7 
S. K. Gautam, A. Kumar, and S. K. Manhas, ``Improvement of row hammering using metal nanoparticles in DRAM—A simulation study,'' IEEE Electron Device Letters, vol.39, no.9, pp. 1286-1289, Sep. 2018.DOI
8 
H. Kim, J. Im, J. Kim, S. Woo, T. Kwon, and Y. J. Yoon, ``Investigation of row hammer and passing gate effects based on the work functions of dual gates in DRAM cells,'' Proc. of IEEE Silicon Nanoelectronics Workshop (SNW), Honolulu, HI, USA, 2024, pp. 89-90, 2024.DOI
9 
A. J. Walker, S. Lee, and D. Beery, ``On DRAM row hammer and the physics of insecurity,'' IEEE Transactions on Electron Devices, vol. 68, no. 4, pp. 1400-1410, Apr. 2021.DOI
10 
C. -M. Yang, C.-K. Wei, Y. J. Chang, T.-C. Wu, H.-P. Chen, and C.-S. Lai, ``Suppression of row hammer effect by doping profile modification in saddle-fin array devices for sub-30-nm DRAM technology,'' IEEE Transactions on Device and Materials Reliability, vol. 16, no. 4, pp. 685-687, Dec. 2016.DOI
11 
Y. Sun. X. Liu, N. Wang, J. Jeon, B. Wu, and K. Cao, ``Trap-assisted passing word line leakage and variable retention time in DRAM,'' Proc. of 2021 IEEE 4th International Conference on Electronics Technology (ICET), Chengdu, China, pp. 338-341, 2021.DOI
12 
S. K. Gautam, S. K. Manhas, A. Kumar, and M. Pakala, ``Mitigating the passing word line induced soft errors in saddle fin DRAM,'' IEEE Transactions on Electron Devices, vol. 67, no. 4, pp.1902-1905, Apr. 2020.DOI
13 
S.-W. Park, S.-J. Hong, J.-W. Kim, J.-G. Jeong, K.-D. Yoo, and S.-C. Moon, ``Highly scalable saddle-fin (S-Fin) transistor for sub-50nm DRAM technology,'' Proc. of 2006 Symposium on VLSI Technology, 2006 Digest of Technical Papers, Honolulu, HI, USA, pp. 32-33, 2006.DOI
14 
M. Kim, J. Choi, H. Kim, and H. -J. Lee, ``An effective DRAM address remapping for mitigating row hammer errors,'' IEEE Transactions on Computers, vol.68, no.10, pp. 1428-1441, Oct. 2019.DOI
15 
T. Yang and X.-W. Lin, ``Trap-assisted DRAM row hammer effect,'' IEEE Electron Device Letters, vol. 40, no. 3, pp. 391-394, Mar. 2019.DOI