Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2022-10 (Vol.22 No.05)
  4. 10.5573/JSTS.2022.22.5.283
XML PDF INFO REF

References

1 
Salahuddin S., Datta S., Mar. 2008, Use of negative capacitance to provide voltage amplification for low power nanoscale devices, Nano letters, Vol. 8, No. 2, pp. 405-410DOI
2 
Prakash O., et al , Apr. 2021, Impact of self-heating on negative-capacitance FinFET: Device-circuit interaction, Electron Devices, IEEE Transactions on, Vol. 68, No. 4, pp. 1420-1424DOI
3 
Obradovic B., Nov. 2018, Modeling transient negative capacitance in steep-slope FeFETs, Electron Devices, IEEE Transactions on, Vol. 65, No. 11, pp. 5157-5164DOI
4 
Lin Y. K., et al , Jun. 2019, Spacer engineering in negative capacitance FinFETs, IEEE Electron Device Letters, Vol. 40, No. 6, pp. 1009-1012DOI
5 
Kao M. Y., et al , Oct. 2020, Analysis and modeling of polarization gradient effect on negative capacitance FET, Electron Devices, IEEE Transactions on, Vol. 67, No. 10, pp. 4521-4525DOI
6 
Huang S. E., Su P., Hu C., Sept. 2021, S-curve engineering for ON-State performance using anti-ferroelectric/ferroelectric stack negative-capacitance FinFET, Electron Devices, IEEE Transactions on, Vol. 68, No. 9, pp. 4787-4792DOI
7 
Min J., Shin C., Sept. 2020., MFMIS negative capacitance FinFET design for improving drive current, Electronics, Vol. 9, No. 9, pp. 1423DOI
8 
Amrouch H., et al , Sept. 2020, Impact of variability on processor performance in negative capacitance FinFET technology, Circuits and Systems I: Regular Papers, IEEE Transactions on, Vol. 67, No. 9, pp. 3127-3137DOI
9 
Zhao Z., et al , Aug. 2020, Superior performance of a negative-capacitance double-gate junctionless field-effect transistor with additional source-drain doping, Informacije MIDEM, Vol. 50, No. 3, pp. 169-178DOI
10 
Si P., et al , Mar. 2020, Analog/RF performance analysis of nanometre negative capacitance FDSOI transistors, Informacije MIDEM, Vol. 50, No. 1, pp. 47-54DOI
11 
Gaidhane A. D., et al , Aug. 2020, Compact modeling of surface potential, drain current and terminal charges in negative capacitance nanosheet FET including quasi-ballistic transport, IEEE Journal of the Electron Devices Society, Vol. 8, pp. 1168-1176DOI
12 
Fasarakis N., et al , Sept. 2013, Compact modeling of nanoscale trapezoidal cross-sectional FinFETs, 2013 international Semiconductor Conference Dresden-Grenoble (ISCDG), pp. 1-4DOI
13 
Biswas K., Sarkar A., Sarkar C. K., Jan. 2018, Fin shape influence on analog and RF performance of junctionless accumulation-mode bulk FinFETs, Microsystem Technologies, Vol. 24, No. 5, pp. 2317-2324DOI
14 
Kurniawan E. D., et al , Apr. 2018, Effect of fin shape of tapered FinFETs on the device performance in 5 nm node CMOS technology, Microelectronics Reliability, Vol. 83, pp. 254-259DOI
15 
Yeh W. K., et al , Aug. 2016, Effects of fin width on performance and reliability for N-and P-type FinFETs, 2016 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC). IEEE, pp. 361-364DOI
16 
Dubey S., Kondekar P. N., Aug. 2016, Fin shape dependent variability for strained SOI FinFETs, Microelectronic Engineering, Vol. 162, No. 16, pp. 63-68DOI
17 
Zhang Z., et al , Oct. 2019, P-type negative capacitance FinFET with subthreshold characteristics and driving current improvement, 2019 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), pp. 1-2DOI
18 
Duan X., et al , Mar. 2018, Parasitic resistance modeling and optimization for 10nm-node FinFET, In 2018 18th International Workshop on Junction Technology (IWJT) IEEE, pp. 1-4DOI
19 
Wu S. Y., Dec. 2016, A 7nm CMOS platform technology featuring 4th generation FinFET transistors with a 0.027 um2 high density 6-T SRAM cell for mobile SoC applications, 2016 IEEE International Electron Devices Meeting (IEDM), pp. 2.6.1-2.6.4DOI
20 
Chauhan V., Samajdar D. P., Oct. 2021, Recent advances in negative capacitance FinFETs for low power applications: A Review, IEEE Transactions on Ultrasonics, Ferroelectrics, Frequency Control, Vol. 68, No. 10, pp. 3056-3068DOI
21 
Park M. H., et al , Feb. 2015, Ferroelectricity and antiferroelectricity of doped thin HfO2-based films, Advanced Materials, Vol. 27, No. 11, pp. 1811-1831DOI
22 
Yu T., et al , Feb. 2020, Effect of different capacitance matching on negative capacitance FDSOI transistors, Microelectronics Journal, Vol. 98, pp. 104730DOI
23 
Jiang C. S., Oct. 2020, Research on the electrical characteristics and analytical model of negative capacitance field effect transistor, Tsinghua University Press, BeijingGoogle Search
24 
Neamen D. A., Jun. 2018, Semiconductor physics and devices: Basic principles fourth edition, Publishing House of Electronics Industry, Basic Principles Fourth EditionURL
25 
Yu T., Feb. 2021, Negative drain-induced barrier lowering and negative differential resistance effects in negative capacitance transistors, Microelectronics Journal, Vol. 108, pp. 104981DOI
26 
Kaushal S., Rana A. K., Sharma R., Jan. 2021, Performance Evaluation of Negative Capacitance Junctionless FinFET under Extreme Length Scaling, Silicon, Vol. 13, No. 10, pp. 3681-3690DOI