Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-02 (Vol.24 No.01)
  4. 10.5573/JSTS.2024.24.1.47
XML PDF INFO REF

References

1 
F. Rosenblatt, “Perceptron Simulation Experiments,” Proc. IRE, vol. 48, no. 3, pp. 301-309, Mar. 1960.DOI
2 
H. D. Block, “The Perceptron: A Model for Brain Functioning. I,” Rev. Mod. Phys., vol. 34, no. 1, pp. 123-135, Jan. 1962.DOI
3 
S. K. Pal and S. Mitra, "Multilayer Perceptron, Fuzzy Sets, and Classification,” IEEE Trans. Neural Networks, vol. 3, no. 5, pp. 683-697, Sep. 1992.URL
4 
M. Davis, et al., “Loihi: A Neuromorphic Manycore Processor with On-Chip Learning,” IEEE Micro, vol. 38, no. 1, pp. 82-99, Jan. 2018.DOI
5 
F. Akopyan, et al., “TrueNorth: Design and Tool Flow of a65 mW 1Million Neuron Programmable Neurosynaptic Chip,” IEEE Trans. Compt. Aided Des. Integr. Circuits Syst., vol. 34, no. 10, pp. 1537-1557, Oct. 2015.DOI
6 
N. P. Jouppi, et al., “In-Datacenter Performance Analysis of a Tensor Processign Unit,” Proc. Annual International Symposium on Computer Architecture (ISCA), pp. 1-12, Toronto, Canada, Jun. 2017.DOI
7 
C. Mead, “Neuromorphic Electronic Systems,” Proc. IEEE, vol. 78, no. 10, pp. 1629-1636, Oct. 1990.DOI
8 
S. Cho, “Volatile and Nonvolatile Memory Devices for Neuromorphic and Processing-in-memory Applications,” J. Semicond. Technol. Sci., vol. 22, no. 1, pp. 30-46, Feb. 2022.URL
9 
D. J. Jang, H. Ryu, H. Cha, N.-Y. Lee, Y. Kim, and M.-W. Kwon, “Synaptic Device Based on Resistive Switching Memory using Single-Walled Carbon Nanotubes,” J. Semicond. Technol. Sci., vol. 22, no. 5, pp. 346-352, Apr. 2022.URL
10 
K. Udaya-Mohanan, S. Cho, and B.-G. Park, “Medium-Temperature-Oxidized GeO Resistive-Switching Random-Access Memory and Its Applicability in Processing-in-Memory,” Nanoscale Res. Lett., vol. 17, pp. 63-1-63-14, Jul. 2022.DOI
11 
B. Jeon, T. Jang, S. Cho, H. Shin, and W. Y. Choi, “Synapse Array with Buried Bottom Gate Structure for Neuromorphic Systems,” Proc. Silicon Nanoelectronics Workshop (SNW), pp. 15-16, Kyoto, Japan, Jun. 2023.DOI
12 
Q. Liu, et al., “A Fully Integrated Analog ReRAM Based on 78.4 TOPS/W Compute-In-Memory Chip with Fully Parallel MAC Computing,” Proc. IEEE International Solid-State Circuits Conference (ISSCC), pp. 500-502, San Francisco, CA, Feb. 2020.URL
13 
V. Sze, Y.-H. Chen, T.-J. Yang, and J. S. Emer, “How to Evaluate Deep Neural Network Processors: TOPS/W (alone) Considered Harmful,” IEEE Solid-State Circuits Mag., vol. 12, no. 3, pp. 28-41, Aug. 2020.DOI